{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T05:40:10Z","timestamp":1736314810245,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_18","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T12:53:08Z","timestamp":1139921588000},"page":"252-267","source":"Crossref","is-referenced-by-count":1,"title":["Scalable and Partitionable Asynchronous Arbiter for Micro-threaded Chip Multiprocessors"],"prefix":"10.1007","author":[{"given":"Nabil","family":"Hasasneh","sequence":"first","affiliation":[]},{"given":"Ian","family":"Bell","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Jesshope","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/978-3-540-27776-7_40","volume-title":"Computer Systems: Architectures, Modeling, and Simulation","author":"C.R. Jesshope","year":"2004","unstructured":"Jesshope, C.R.: Scalable Instruction-level Parallelism. In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol.\u00a03133, pp. 383\u2013392. Springer, Heidelberg (2004)"},{"key":"18_CR2","unstructured":"Shilov, A.: Intel to Cancel NetBurst Pentum 4 Xeon Evolution (2004), Available at: http:\/\/www.xbitlabs.com\/news\/cpu\/display\/20040507000306.html"},{"key":"18_CR3","unstructured":"Shapiro, D.: Globally Asynchronous Locally Synchronous Circuits. PhD Thesis, Stanford University, Report No. STAN-CS-84-1026 (1984)"},{"key":"18_CR4","unstructured":"International Technology Roadmap for Semiconductors: ITRS (2003), Available at: http:\/\/public.itrs.net"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Shengxian, Z., Li, W., Carlsson, J., Palmkvist, K., Wanhammar, L.: An Asynchronous Wrapper with Novel Handshake Circuits for GALS Systems. In: Proc. IEEE 2002 Int. Conf. on Communication, Circuits and Systems, Cheungdu, China, June 29- July 1, pp. 1521\u20131525 (2002)","DOI":"10.1109\/ICCCAS.2002.1179067"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Hemani, A., Meincke, T., Kumar, S., Postula, A., Olsson, T., Nilsson, P., Oberg, J., Ellervee, P., Lundqvist, D.: Lowering Power Consumption in Clock by using Globally Asynchronous Locally Synchronous Design Style. In: Proc. of ACM\/IEEE design Automation Conference, New Orleans, Louisiana, United States, pp. 873\u2013878 (1999)","DOI":"10.1145\/309847.310091"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Bainbridge, W.J., Furber, S.B.: Delay Insensitive System-on-Chip Interconnect Using 1-of-4 Data Encoding. In: Proc. of the Seventh International Symposium on Asynchronous Circuits and Systems, p. 118 (2001)","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"18_CR8","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous Design Methodologies: An Overview. Proc. of the IEEE\u00a083, 69\u201393 (1995)","journal-title":"Proc. of the IEEE"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Takamura, A., Kuwako, M., Imai, M., Fujii, T., Ozawa, M., Fukasaku, I., Ueno, Y., Nanya, T.: TITAC-2: An Asynchronous 32-bit Microprocessor based on Scalable-Delay-Insensitive Model. In: Proc. of the 1997 International Conference on Computer Design (ICCD 1997), Austin, TX, USA, pp. 288\u2013294 (1997)","DOI":"10.1109\/ICCD.1997.628881"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Martin, A., et al.: The Design of an Asynchronous MIPS R3000 Microprocessor. In: Advanced Research in VLSI, pp. 164\u2013181 (1997)","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Moore, S., Taylor, G., Mullins, R., Robinson, P.: Point to Point GALS Interconnect. In: Proc. of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC 2002), pp. 69\u201375 (2002)","DOI":"10.1109\/ASYNC.2002.1000297"},{"key":"18_CR12","first-page":"1456","volume-title":"Modular Asynchronous Arbiter Insensitive to Metastability","author":"M.J. Bellido","year":"1995","unstructured":"Bellido, M.J., Valencia, M., Huertas, J.I., Acosta, A.J., Sanchez-Solano, S.: Modular Asynchronous Arbiter Insensitive to Metastability, vol.\u00a044, pp. 1456\u20131461. IEEE Computer Society, Washington (1995)"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Rigaud, J.-B., Quartana, J., Fesquet, L., Renaudin, M.: High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems. In: Proc. of the IEEE 2002 Design, Automation and test in Europe Conference and Exhibition, p. 1090 (2002)","DOI":"10.1109\/DATE.2002.998447"},{"key":"18_CR14","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1109\/92.544412","volume":"4","author":"M. Josephs","year":"1996","unstructured":"Josephs, M., Yantchev, J.: CMOS Design of the Tree Arbiter Element. Proc. of the IEEE Trans. on VLSI Systems\u00a04, 472\u2013476 (1996)","journal-title":"Proc. of the IEEE Trans. on VLSI Systems"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Macii, E., Poncino, M.: The Design of Easily Scalable Bus Arbiters with Different Dynamic Priority Schemes. In: Proc. of 29th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, California, vol.\u00a01, pp. 211\u2013213 (1995)","DOI":"10.1109\/ACSSC.1995.540542"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Villiger, T., Kaslin, H., Gurkaynak, F.K., Oetiker, S., Fichtner, W.: Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems. In: Proc. of the Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC 2003), Vancouver, BC, Canada (2003)","DOI":"10.1109\/ASYNC.2003.1199174"},{"key":"18_CR17","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1049\/ip-cdt:19960788","volume":"143","author":"A. Bolychevsky","year":"1996","unstructured":"Bolychevsky, A., Jesshope, C.R., Muchnick, V.: Dynamic Scheduling in RISC Architectures. IEE Proc. Computer Digital Techniques\u00a0143, 309\u2013317 (1996)","journal-title":"IEE Proc. Computer Digital Techniques"},{"key":"18_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1007\/978-3-540-39864-6_4","volume-title":"Advances in Computer Systems Architecture","author":"C.R. Jesshope","year":"2003","unstructured":"Jesshope, C.R.: Multi-Threaded Microprocessors Evolution or Revolution. In: Omondi, A.R., Sedukhin, S. (eds.) ACSAC 2003. LNCS, vol.\u00a02823, pp. 21\u201345. Springer, Heidelberg (2003)"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"Yingmin, L., Brooks, D., Zhigang, H., Skadron, K.: Performance, Energy, and Thermal Considerations for SMT and CMP Architectures. In: Proc. of the 11th IEEE International Symposium on high performance computer architecture (HPCA), San Francisco, CA, USA, pp. 71\u201382 (2005)","DOI":"10.1109\/HPCA.2005.25"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"El-Moursy, A., Garg, R., Albonesi, D., Dwarkadas, S.: Partitioning Multi-threaded Processor with a Large Number of Threads. In: International Symposium on Performance Analysis of Systems and Software (2005)","DOI":"10.1109\/ISPASS.2005.1430566"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T18:49:51Z","timestamp":1736275791000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11682127_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}