{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:30:04Z","timestamp":1761323404425,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_19","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T12:53:08Z","timestamp":1139921588000},"page":"268-282","source":"Crossref","is-referenced-by-count":4,"title":["GigaNetIC \u2013 A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications"],"prefix":"10.1007","author":[{"given":"J\u00f6rg-Christian","family":"Niemann","sequence":"first","affiliation":[]},{"given":"Christoph","family":"Puttmann","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"R\u00fcckert","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soinien, J.-P., Forsell, M., Millberg, M., Tiensyrj\u00e4, J., Hemani, A.: A network on chip architecture and design methodology. In: Proc. of the IEEE Computer Society Annual Symposium on VLSI, pp. 117\u2013124 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Thomas, A., Becker, J.: Multi-Grained Reconfigurable Datapath Structures for Online-Adaptive Reconfigurable Hardware Architectures. In: IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI 2005), pp. 118\u2013123 (2005)","DOI":"10.1109\/ISVLSI.2005.51"},{"key":"19_CR3","unstructured":"Hollstein, T., Zimmer, H., Murgan, T., Glesner, M.: Flexible Communication-centric System-on-Chip Platforms for Ambient Appliances. In: ITG-Fachtagung Ambient Intelligence, pp. 127\u2013132 (October 2004)"},{"key":"19_CR4","unstructured":"Langen, D., Niemann, J.-C., Porrmann, M., Kalte, H., R\u00fcckert, U.: Implementation of a RISC Processor Core for SoC Designs FPGA Prototype vs. ASIC Implementation. In: Proc. of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002)"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Gr\u00fcnewald, M., Kastens, U., Le, D.K., Niemann, J., Porrmann, M., R\u00fcckert, U., Thies, M., Slowik, A.: Network Application Driven Instruction Set Extensions for Embedded Processing Clusters. In: PARELEC 2004, International Conference on Parallel Computing in Electrical Engineering, Dresden, Germany, pp. 209\u2013214 (2004)","DOI":"10.1109\/PCEE.2004.1335612"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Kastens, U., Le, D.K., Slowik, A., Thies, M.: Feedback Driven Instruction-Set Extension. In: Proceedings of ACM SIGPLAN\/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2004), Washington, D.C., USA (June 2004)","DOI":"10.1145\/997163.997182"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proceedings of the Design Automation Conference, Las Vegas, Nevada, USA, pp. 684\u2013689 (2001)","DOI":"10.1109\/DAC.2001.935594"},{"key":"19_CR8","volume-title":"Interconnection Networks: An Engineering Approach","author":"J. Duato","year":"1997","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks: An Engineering Approach. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"19_CR9","unstructured":"Zhonghai, L., Jantsch, A.: Flit admission in on-chip wormhole-switched networks with virtual channels. In: Proc. of the International Symposium on Systems-on-Chip (2003)"},{"key":"19_CR10","unstructured":"Niemann, J., Porrmann, M., R\u00fcckert, U.: A Scalable Parallel SoC Architecture for Network Processors. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA (2005)"},{"key":"19_CR11","unstructured":"Silicore Inc. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. B.3 Edition (September 2002)"},{"key":"19_CR12","unstructured":"Kalte, H., Porrmann, M., R\u00fcckert, U.: A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. In: Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002)"},{"key":"19_CR13","unstructured":"Niemann, J., Porrmann, M., Sauer, C., R\u00fcckert, U.: An Evaluation of the Scalable GigaNetIC Architecture for Access Networks. In: Advanced Networking and Communications Hardware Workshop (ANCHOR), held in conjunction with the ISCA 2005 (2005)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T18:50:10Z","timestamp":1736275810000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11682127_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}