{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T05:40:41Z","timestamp":1736314841689,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_23","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T12:53:08Z","timestamp":1139921588000},"page":"326-340","source":"Crossref","is-referenced-by-count":0,"title":["PASCOM: Power Model for Supercomputers"],"prefix":"10.1007","author":[{"given":"Arrvindh","family":"Shriraman","sequence":"first","affiliation":[]},{"given":"Nagarajan","family":"Venkateswaran","sequence":"additional","affiliation":[]},{"given":"Niranjan","family":"Soundararajan","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Getting Gigascale Chips. ACM Queue magazine (October 2003)","DOI":"10.1145\/957717.957757"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Sylvester, D., Keutzer, K.: Getting to the bottom of deep submicron. In: Proc. of International Conference on Computer-Aided Design (1998)","DOI":"10.1145\/288548.288614"},{"key":"23_CR3","doi-asserted-by":"publisher","first-page":"965","DOI":"10.1109\/43.658565","volume":"16","author":"A. Vittal","year":"1997","unstructured":"Vittal, A., Marek-Sadowska, M.: Low-power buffered clock tree design. IEEE Transactions on Computer-Aided Design\u00a016, 965\u2013975 (1997)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power considerations in the design of the Alpha 21264 microprocessor. In: Proc. of Design Automation Conference, pp. 726\u2013731 (1998)","DOI":"10.1145\/277044.277226"},{"key":"23_CR5","volume-title":"Proceedings of Supercomputing Conference","author":"F. Petrini","year":"2003","unstructured":"Petrini, F., Kerbyson, D.J., Pakin, S.: The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q. In: Proceedings of Supercomputing Conference, Los Alamos National Laboratory. ACM, New York (2003)"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Feng, W.C.: Making a Case for Efficient Supercomputing. ACM Queue (October 2003)","DOI":"10.1145\/957717.957772"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Venkateswaran, N., Shriraman, A., Krishnan, A., Niranjan, S., Srinivas, S.: Memory In Processor: Evolution of a novel Supercomputer Architecture. In: MEDEA Workshop PACT. IEEE and ACM SIGARCH (September 2003)","DOI":"10.1145\/1152923.1024298"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Venkateswaran, N., Krishnan, A., Niranjan, S., Shriraman, A., Srinivas, S.: Memory In Processor: A novel design paradigm for Supercomputers. In: ACM SIGARCH Computer Architecture News (June 2004)","DOI":"10.1145\/1024295.1024298"},{"key":"23_CR9","unstructured":"Venkateswaran, N., Shriraman, A., Niranjan Kumar, S.: Memory In Processor: A novel design paradigm for Supercomputers. In: Workshop On Massively Parallel Processing (WMPP), IPDPS (April 2005)"},{"key":"23_CR10","unstructured":"Synopsys Corporation. Powermill Data Sheet (1999)"},{"key":"23_CR11","unstructured":"Mentor Graphics Corporation. Quickpower-Power estimation tool (1999)"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proc. of the 27th International Symposium on Computer Architecture, pp. 83\u201394 (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"23_CR13","unstructured":"Shriraman, A., Venkateswaran, N.: Power-Delay product for Instruction Execution in a Processor, WARF Technical Report VTR_13 (November 2003), Link: http:\/\/www.cs.rochester.edu\/u\/ashriram\/pdip.pdf"},{"key":"23_CR14","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/16.249433","volume":"40","author":"T. Sakurai","year":"1993","unstructured":"Sakurai, T.: Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI\u2019s. IEEE Transactions on Electron Devices\u00a040, 118\u2013124 (1993)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Zimmermann, R., Fichtner, W.: Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-State Circuits (1997)","DOI":"10.1109\/4.597298"},{"key":"23_CR16","unstructured":"Shriraman, A.: CAP: CAche Power estimator, WARF Technical Report VTR_14 (November 2003)"},{"key":"23_CR17","unstructured":"Industry Consortium. International Roadmap for Semiconductors (2003)"},{"key":"23_CR18","unstructured":"Eble III, J.C.: A Generic System Simulator with Novel On-Chip Cache and Throughput Models for Gigascale Integration, Ph.D. Dissertation, Georgia Institute of Technology, Atlanta, Georgia (1998)"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Benini, L., Favalli, M., Olivo, P., Ricco, B.: A novel approach to cost-effective estimate of power disipation in CMOS ICs. In: European Design Automation Conference, pp. 354\u2013360 (1993)","DOI":"10.1109\/EDAC.1993.386450"},{"key":"23_CR20","doi-asserted-by":"crossref","unstructured":"Dresig, F., Lanches, P., Rettig, O., Baitinger, U.G.: Simulation and reduction of CMOS power dissipation at logic level. In: European Design Automation Conference, pp. 341\u2013346 (1993)","DOI":"10.1109\/EDAC.1993.386452"},{"key":"23_CR21","unstructured":"Landman, P., Rabaey, J.: Black-Box Capacitance Models for Architectural Power Analysis. In: Proceedings of the 1994 International Workshop on Low Power Design, Napa Valley, CA, pp. 165\u2013170 (April 1994)"},{"key":"23_CR22","doi-asserted-by":"crossref","unstructured":"Chandrakasan, A.P., et al.: HYPER-LP: A System for Power Minimization Using Architectural Transformations. In: Proc. ICCAD, pp. 300\u2013303 (November 1992)","DOI":"10.1109\/ICCAD.1992.279357"},{"key":"23_CR23","doi-asserted-by":"crossref","unstructured":"Landman, P., Rabaey, J.: Power Estimation for High Level Synthesis. In: Proc. of EDAC-EUROASIC, pp. 361\u2013366 (February 1993)","DOI":"10.1109\/EDAC.1993.386449"},{"key":"23_CR24","doi-asserted-by":"crossref","unstructured":"Davis, J.A., Meindl, J.D., De, V.K.: A Stochastic Wire-Length Distribution for Gigascale Integration (GSI). IEEE Transactions on Electron Devices\u00a045 (March 1998)","DOI":"10.1109\/16.661219"},{"key":"23_CR25","unstructured":"Davis, J.A., Meindl, J.D., Zarkesh, P.: Prediction of Net Length Distribution for Global Interconnects. IEEE Transactions on VLSI (December 2000)"},{"key":"23_CR26","unstructured":"Stoobandt, D., Van Campenhout, J.: Accurate interconnect length estimation for predictions early in design cycle. Dept. of Electronics and Information Systems, University of Ghent-Belgium (2000)"},{"key":"23_CR27","unstructured":"Wilton, S., Jouppi, N.: An enhanced access and cycle time model for on-chip caches, DEC Western Research Lab Technical Report 93\/5 (July 1994)"},{"key":"23_CR28","doi-asserted-by":"crossref","unstructured":"Tam, E.S., et al.: Mlcache: A Flexible Multi-Lateral Cache Simulator. In: International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pp. 19\u201326 (July 1998)","DOI":"10.1109\/MASCOT.1998.693670"},{"key":"23_CR29","doi-asserted-by":"publisher","first-page":"1147","DOI":"10.1109\/4.148323","volume":"27","author":"T. Wada","year":"1992","unstructured":"Wada, T., Rajan, S., Przybylski, S.A.: An Analytical Access Time Model for On-chip Cache Memories. IEEE Journal of Solid-State Circuits\u00a027, 1147\u20131156 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"23_CR30","unstructured":"Zhang, M., Asanovic, K.: Highly-associative caches for low-power processors. In: Kool Chips Workshop, 33rd International Symposium on Microarchitecture (December 2000)"},{"issue":"3","key":"23_CR31","first-page":"66","volume":"5","author":"D.H. Bailey","year":"1991","unstructured":"Bailey, D.H., Barszcz, E., et al.: The Nas Parallel Benchmarks. Intl. Journal of Supercomputer Applications\u00a05(3), 66\u201373 (Fall 1991)","journal-title":"Intl. Journal of Supercomputer Applications"},{"key":"23_CR32","volume-title":"Parallel Computer Architecture","author":"D.E. Culler","year":"1999","unstructured":"Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Architecture. Morgan Kaufmann Publishers Inc., San Francisco (1999)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T18:50:10Z","timestamp":1736275810000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/11682127_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}