{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:54:54Z","timestamp":1725544494882},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540327653"},{"type":"electronic","value":"9783540327660"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11682127_31","type":"book-chapter","created":{"date-parts":[[2006,2,14]],"date-time":"2006-02-14T12:53:08Z","timestamp":1139921588000},"page":"435-449","source":"Crossref","is-referenced-by-count":2,"title":["A Cache Design for a Security Architecture for Microprocessors (SAM)"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Platte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin","family":"Naroska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Grundmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"31_CR1","first-page":"280","volume-title":"CF 2005: Proceedings of the 2nd conference on Computing frontiers","author":"J. Platte","year":"2005","unstructured":"Platte, J., Naroska, E.: A combined hardware and software architecture for secure computing. In: CF 2005: Proceedings of the 2nd conference on Computing frontiers, pp. 280\u2013288. ACM Press, New York (2005)"},{"key":"31_CR2","unstructured":"Gaisler, J.: LEON2 Processor User\u2019s Manual - XST Edition (Version 1.0.24). Gaisler Research (2003), \n                    \n                      http:\/\/www.gaisler.com\/doc\/leon2-1.0.24-xst.pdf"},{"key":"31_CR3","unstructured":"Cohen, B.: AES-hash (2001), \n                    \n                      http:\/\/csrc.nist.gov\/CryptoToolkit\/modes\/proposedmodes\/aes-hash\/aeshash.pdf"},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"Gassend, B., Clarke, D., Suh, G.E., van Dijk, M., Devadas, S.: Caches and Hash Trees for Efficient Memory Integrity Verification. In: Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9) (2003)","DOI":"10.1109\/HPCA.2003.1183547"},{"key":"31_CR5","unstructured":"Microsystems, S.: Java card security white paper (2001), \n                    \n                      http:\/\/java.sun.com\/products\/javacard\/JavaCardSecurityWhitePaper.pdf"},{"key":"31_CR6","unstructured":"Yee, B.: Using secure coprocessors. PhD thesis, Carnegie Mellon University (1994)"},{"key":"31_CR7","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1147\/rd.483.0475","volume":"48","author":"T.W. Arnold","year":"2004","unstructured":"Arnold, T.W., Van Doorn, L.P.: The IBM PCIXCC: A new cryptographic coprocessor for the IBM eServer. IBM Journal of Research and Development\u00a048, 475\u2013487 (2004)","journal-title":"IBM Journal of Research and Development"},{"key":"31_CR8","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1145\/782814.782838","volume-title":"Proceedings of the 17th annual international conference on Supercomputing","author":"G.E. Suh","year":"2003","unstructured":"Suh, G.E., Clarke, D., Gassend, B., van Dijk, M., Devadas, S.: AEGIS: architecture for tamper-evident and tamper-resistant processing. In: Proceedings of the 17th annual international conference on Supercomputing, pp. 160\u2013171. ACM Press, New York (2003)"},{"key":"31_CR9","unstructured":"NIST: Specification for the Advanced Encryption Standard (AES) - Federal Information Processing Standards Publication 197. National Institute of Standards and Technology (2001), \n                    \n                      http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"31_CR10","unstructured":"TCG Trusted computing group (2005), \n                    \n                      http:\/\/www.trustedcomputing.org"},{"key":"31_CR11","unstructured":"Bellard, F.: QEMU (2005), \n                    \n                      http:\/\/fabrice.bellard.free.fr\/qemu"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11682127_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T06:55:18Z","timestamp":1552373718000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11682127_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540327653","9783540327660"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11682127_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}