{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:46:53Z","timestamp":1725544013729},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540330509"},{"type":"electronic","value":"9783540330516"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11688839_14","type":"book-chapter","created":{"date-parts":[[2006,3,28]],"date-time":"2006-03-28T07:41:48Z","timestamp":1143531708000},"page":"155-169","source":"Crossref","is-referenced-by-count":2,"title":["Performance Characterization of the 64-bit x86 Architecture from Compiler Optimizations\u2019 Perspective"],"prefix":"10.1007","author":[{"given":"Jack","family":"Liu","sequence":"first","affiliation":[]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Intel Corporation, Santa Clara. 64-bit Extension Technology Software Developer\u2019s Guide Volume 1&2 Order Number 300834, 300835"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Luna, D., Pettersson, M., Sagonas, K.: Efficiently compiling a functional language on AMD64: the HiPE experience. In: PPDP 2005: Proceedings of the 7th ACM SIGPLAN international conference on Principles and practice of declarative programming, pp. 176\u2013186 (2005)","DOI":"10.1145\/1069774.1069791"},{"key":"14_CR3","unstructured":"Hubi\u010dka, J.: Porting GCC to the AMD64 architecture. In: Proceedings of the GCC Developers Summit, May 2003, pp. 79\u2013105 (2003)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Luk, C.-K., Cohn, R., et al.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the ACM SIGPLAN 2005 Conference on Programming language design and implementation, pp. 190\u2013200 (2005)","DOI":"10.1145\/1065010.1065034"},{"issue":"4","key":"14_CR5","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MM.2002.1028478","volume":"22","author":"B. Sprunt","year":"2002","unstructured":"Sprunt, B.: Pentium 4 Performance-Monitoring Features. IEEE Micro.\u00a022(4), 72\u201382 (2002)","journal-title":"IEEE Micro."},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Chaitin, G.J.: Register allocation & spilling via graph coloring. In: SIGPLAN 1982: Proceedings of the, SIGPLAN symposium on Compiler construction, pp. 98\u2013101 (1982)","DOI":"10.1145\/800230.806984"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Briggs, P., Cooper, K.D., Kennedy, K., Torczon, L.: Coloring heuristics for register allocation. In: PLDI 1989: Proceedings of the ACM SIGPLAN, Conference on Programming language design and implementation, pp. 275\u2013284 (1989)","DOI":"10.1145\/73141.74843"},{"key":"14_CR8","unstructured":"Hubi\u010dka, J., Jaeger, A., Mitchell, M. (eds.): System V Application Binary Interface: AMD64 Architecture Processor Supplement, Available from: \n                    \n                      http:\/\/www.x86-64.org"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Lattner, C., Adve, V.S.: Transparent Pointer Compression for Linked Data Structures. In: Proceedings of Memory System Performance Workshop (2005)","DOI":"10.1145\/1111583.1111587"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Adl-Tabatabai, A.-R., et al.: Improving 64-Bit Java IPF Performance by Compressing Heap References. In: Proceedings of CGO, March 2004, pp. 100\u2013111 (2004)","DOI":"10.1109\/CGO.2004.1281667"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Koes, D., Goldstein, S.C.: A Progressive Register Allocator for Irregular Architectures. In: Proceedings of CGO, pp. 269\u2013280 (2005)","DOI":"10.1109\/CGO.2005.4"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Govindarajan, R., Yang, H., Amaral, J.N., Zhang, C., Gao, G.R.: Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures. IEEE Transaction on Computers\u00a052(1) (January 2003)","DOI":"10.1109\/TC.2003.1159750"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Kong, T., Wilken, K.D.: Precise register allocation for irregular architectures. In: Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture, pp. 297\u2013307 (1998)","DOI":"10.1109\/MICRO.1998.742791"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Appel, A.W., George, L.: Optimal spilling for CISC machines with few registers. In: Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, pp. 243\u2013253 (2001)","DOI":"10.1145\/378795.378854"},{"key":"14_CR15","unstructured":"Kochetkov, K.: SPEC CPU 2000, Part 19. EM64T in Intel Pentium 4, (June 2005), Available from: \n                    \n                      http:\/\/www.digit-life.com\/articles2\/cpu\/insidespeccpu2000-part-j.html"},{"key":"14_CR16","unstructured":"Intel Corporation, Santa Clara. IA-32 Intel\u00ae Architecture Software Developer\u2019s Manual, Volume 1: Basic Architecture (2005), Order Number 253665"},{"key":"14_CR17","unstructured":"Intel Corporation, Santa Clara. IA-32 Intel\u00ae Architecture Software Developers Manual, Volume 3: System Programming Guide (2005), Order Number 253668"},{"issue":"5","key":"14_CR18","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1145\/330249.330250","volume":"21","author":"M. Poletto","year":"1999","unstructured":"Poletto, M., Sarkar, V.: Linear scan register allocation. ACM Transactions on Programming Languages and Systems\u00a021(5), 895\u2013913 (1999)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"14_CR19","unstructured":"Ailamaki, A., DeWitt, D.J., Hill, M.D., Wood, D.A.: DBMSs on a Modern Processor: Where Does Time Go? In: Proceedings of 25th International Conference on Very Large Data Bases, Edinburgh, Scotland, UK, September 1999, pp. 266\u2013277 (1999)"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Keeton, K., Patterson, D.A., et al.: Performance characterization of a Quad Pentium Pro SMP using OLTP workloads. In: Proceedings of the 25th annual international symposium on Computer architecture, pp. 15\u201326 (1998)","DOI":"10.1109\/ISCA.1998.694759"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11688839_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,12]],"date-time":"2019-03-12T01:29:44Z","timestamp":1552354184000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11688839_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540330509","9783540330516"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11688839_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}