{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:46:52Z","timestamp":1725544012237},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540330509"},{"type":"electronic","value":"9783540330516"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11688839_21","type":"book-chapter","created":{"date-parts":[[2006,3,28]],"date-time":"2006-03-28T12:41:48Z","timestamp":1143549708000},"page":"263-276","source":"Crossref","is-referenced-by-count":4,"title":["Enhanced Bitwidth-Aware Register Allocation"],"prefix":"10.1007","author":[{"given":"Rajkishore","family":"Barik","sequence":"first","affiliation":[]},{"given":"Vivek","family":"Sarkar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","unstructured":"Bitwise benchmarks, http:\/\/www.cag.lcs.mit.edu\/bitwise\/bitwise_benchmarks.htm"},{"key":"21_CR2","unstructured":"Gcc compiler (2004), http:\/\/gcc.gnu.org\/"},{"key":"21_CR3","unstructured":"Berlin, D., Edelsohn, D., Pop, S.: High-level loop optimizations for gcc. In: The 2004 GCC Developers Summit (2004)"},{"issue":"3","key":"21_CR4","doi-asserted-by":"publisher","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P. Briggs","year":"1994","unstructured":"Briggs, P., Cooper, K.D., Torczon, L.: Improvements to graph coloring register allocation. ACM Transactions on Programming Languages and Systems\u00a016(3), 428\u2013455 (1994)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"21_CR5","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/HPCA.1999.744314","volume-title":"HPCA 1999: Proceedings of the The Fifth International Symposium on High Performance Computer Architecture","author":"D. Brooks","year":"1999","unstructured":"Brooks, D., Martonosi, M.: Dynamically exploiting narrow width operands to improve processor power and performance. In: HPCA 1999: Proceedings of the The Fifth International Symposium on High Performance Computer Architecture, p. 13. IEEE Computer Society, Los Alamitos (1999)"},{"key":"21_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1007\/3-540-44520-X_137","volume-title":"Euro-Par 2000 Parallel Processing","author":"M. Budiu","year":"2000","unstructured":"Budiu, M., Sakr, M., Walker, K., Goldstein, S.C.: Bitvalue inference: Detecting and exploiting narrow bitwidth computations. In: Bode, A., Ludwig, T., Karl, W.C., Wism\u00fcller, R. (eds.) Euro-Par 2000. LNCS, vol.\u00a01900, pp. 969\u2013979. Springer, Heidelberg (2000)"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Chaitin, G.J.: Register allocation and spilling via graph coloring. In: Proceedings of the ACM SIGPLAN 1982 Symposium on Compiler Construction, June 1982, pp. 98\u2013105 (1982)","DOI":"10.1145\/800230.806984"},{"key":"21_CR8","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1145\/178243.178259","volume-title":"PLDI 1994: Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation","author":"J.W. Davidson","year":"1994","unstructured":"Davidson, J.W., Jinturkar, S.: Memory access coalescing: a technique for eliminating redundant memory accesses. In: PLDI 1994: Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, pp. 186\u2013195. ACM Press, New York (1994)"},{"key":"21_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1007\/3-540-45937-5_7","volume-title":"Compiler Construction","author":"R. Gupta","year":"2002","unstructured":"Gupta, R., Mehofer, E., Zhang, Y.: A representation for bit section based analysis and optimization. In: Horspool, R.N. (ed.) CC 2002 and ETAPS 2002. LNCS, vol.\u00a02304, pp. 62\u201377. Springer, Heidelberg (2002)"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Harrison, W.: Compiler analysis of the value ranges for variables. IEEE Transactions on Software Engineering\u00a0(3) (May 1977)","DOI":"10.1109\/TSE.1977.231133"},{"key":"21_CR11","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/MICRO.1997.645809","volume-title":"MICRO 30: Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture","author":"J. Kin","year":"1997","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.H.: The filter cache: an energy efficient memory structure. In: MICRO 30: Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture, pp. 184\u2013193. IEEE Computer Society, Los Alamitos (1997)"},{"key":"21_CR12","first-page":"107","volume-title":"POPL 1998: Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages","author":"K. Knobe","year":"1998","unstructured":"Knobe, K., Sarkar, V.: Array ssa form and its use in parallelization. In: POPL 1998: Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp. 107\u2013120. ACM Press, New York (1998)"},{"key":"21_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/3-540-49727-7_3","volume-title":"Static Analysis","author":"V. Sarkar","year":"1998","unstructured":"Sarkar, V., Knobe, K.: Conditional constant propagation of scalar and array references using array SSA form. In: Levi, G. (ed.) SAS 1998. LNCS, vol.\u00a01503, pp. 33\u201356. Springer, Heidelberg (1998)"},{"key":"21_CR14","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1145\/349299.349320","volume-title":"PLDI 2000: Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation","author":"S. Larsen","year":"2000","unstructured":"Larsen, S., Amarasinghe, S.: Exploiting superword level parallelism with multimedia instruction sets. In: PLDI 2000: Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, pp. 145\u2013156. ACM Press, New York (2000)"},{"key":"21_CR15","first-page":"69","volume-title":"Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems","author":"B. Li","year":"2002","unstructured":"Li, B., Gupta, R.: Bit section instruction set extension of arm for embedded applications. In: Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems, pp. 69\u201378. ACM Press, New York (2002)"},{"key":"21_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1007\/11532378_6","volume-title":"Languages and Compilers for High Performance Computing","author":"B. Li","year":"2005","unstructured":"Li, B., Zhang, Y., Gupta, R.: Speculative subword register allocation in embedded processors. In: Eigenmann, R., Li, Z., Midkiff, S.P. (eds.) LCPC 2004. LNCS, vol.\u00a03602, pp. 56\u201371. Springer, Heidelberg (2005)"},{"key":"21_CR17","unstructured":"Unsal, O.S., Wang, Z., Koren, I., Krishna, C.M., Moritz, C.A.: On memory behavior of scalars in embedded multimedia systems. In: MPI Workshop, ISCA (2001)"},{"issue":"5","key":"21_CR18","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1145\/330249.330250","volume":"21","author":"M. Poletto","year":"1999","unstructured":"Poletto, M., Sarkar, V.: Linear scan register allocation. ACM Transactions on Programming Languages and Systems\u00a021(5), 895\u2013913 (1999)","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"21_CR19","doi-asserted-by":"crossref","unstructured":"Stephenson, M., Babb, J., Amarasinghe, S.: Bitwidth analysis with application to silicon compilation. In: ACM SIGPLAN Conference on Programming Language Design and Implementation, Vancouver, British Columbia (June 2000)","DOI":"10.1145\/349299.349317"},{"key":"21_CR20","first-page":"85","volume-title":"POPL 2003: Proceedings of the 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages","author":"S. Tallam","year":"2003","unstructured":"Tallam, S., Gupta, R.: Bitwidth aware global register allocation. In: POPL 2003: Proceedings of the 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp. 85\u201396. ACM Press, New York (2003)"},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Traub, O., Holloway, G.H., Smith, M.D.: Quality and speed in linear-scan register allocation. In: SIGPLAN Conference on Programming Language Design and Implementation, pp. 142\u2013151 (1998)","DOI":"10.1145\/277650.277714"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11688839_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,13]],"date-time":"2020-04-13T11:35:01Z","timestamp":1586777701000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11688839_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540330509","9783540330516"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/11688839_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}