{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:57:21Z","timestamp":1725544641960},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540339731"},{"type":"electronic","value":"9783540339748"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11749776_14","type":"book-chapter","created":{"date-parts":[[2006,4,27]],"date-time":"2006-04-27T10:05:16Z","timestamp":1146132316000},"page":"159-170","source":"Crossref","is-referenced-by-count":1,"title":["Compositional Constraints Generation for Concurrent Real-Time Loops with Interdependent Iterations"],"prefix":"10.1007","author":[{"given":"I.","family":"Assayad","sequence":"first","affiliation":[]},{"given":"S.","family":"Yovine","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Hammond, L., Nayfeh, B.A., Olukotun, K.: A single-chip multiprocessor. Computer\u00a030(9) (1997)","DOI":"10.1109\/2.612253"},{"issue":"8","key":"14_CR2","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/2.707616","volume":"31","author":"M. Schlett","year":"1998","unstructured":"Schlett, M.: Trends in embedded-microprocessor design. IEEE Computer\u00a031(8), 44\u201349 (1998)","journal-title":"IEEE Computer"},{"key":"14_CR3","series-title":"Real-Time Systems Series","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-27578-9","volume-title":"Hard Real-Time Computing Systems Predictable Scheduling Algorithms and Applications","author":"C. Giorgio Buttazzo","year":"2005","unstructured":"Giorgio Buttazzo, C.: Hard Real-Time Computing Systems Predictable Scheduling Algorithms and Applications, 2nd edn. Real-Time Systems Series, vol.\u00a023. Springer, Heidelberg (2005)","edition":"2"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Gresser, K.: An event model for deadline verification of hard real-time systems. In: Proceedings 5th Euromicro Workshop on Real-Time Systems, Oulu, Finland, pp. 118\u2013123 (1993)","DOI":"10.1109\/EMWRT.1993.639067"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Thiele, L., Chakraborty, S., Naedele, M.: Real-time calculus for scheduling hard real-time systems. In: Proceedings International Symposium on Circuits and Systems (ISCAS), Geneva, Switzerland (2000)","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"14_CR6","unstructured":"Richter, K., Racu, R., Ernst, R.: Scheduling analysis integration for heterogeneous multiprocessor soc. Technical report, Institute of Computer and Communication Network Engineering, Technical University of Braunschweig (2003)"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Siebenborn, A., Bringmann, O., Rosenstiel, W.: Worst-case performance analysis of parallel, communicating software processes. In: CODES 2002, May 2002, pp. 37\u201342 (2002)","DOI":"10.1145\/774789.774798"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"van der Werf, A., van Meerbergen, J.L., Aarts, E.H.L., Verhaegh, W.F.J., Lippens, P.E.R.: Efficient timing constraint derivation for optimally retiming high speed processing units. In: The 7th International Symposium on High-Level Synthesis, May 1994, pp. 48\u201353 (1994)","DOI":"10.1109\/ISHLS.1994.302342"},{"key":"14_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-59042-0_76","volume-title":"STACS 95","author":"O. Maler","year":"1995","unstructured":"Maler, O., Pnueli, A., Sifakis, J.: On the synthesis of discrete controllers for timed systems. In: Mayr, E.W., Puech, C. (eds.) STACS 1995. LNCS, vol.\u00a0900. Springer, Heidelberg (1995)"},{"key":"14_CR10","first-page":"55","volume":"20","author":"K. Altisen","year":"2002","unstructured":"Altisen, K., Goessler, G., Sifakis, J.: Scheduler modeling based on the controller synthesis paradigm. Journal of Real-Time Systems, Special Issue on Control Approaches to Real-time\u00a020, 55\u201384 (2002)","journal-title":"Journal of Real-Time Systems, Special Issue on Control Approaches to Real-time"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Kloukinas, C., Yovine, S.: Synthesis of Safe, QoS Extendible, Application Specific Schedulers for Heterogeneous Real-Time Systems. In: Proceedings of 5th Euromicro Conference on Real-Time Systems (ECRTS 2003), Porto, Portugal, July 2003, pp. 253\u2013267 (2003)","DOI":"10.1109\/EMRTS.2003.1212754"}],"container-title":["Lecture Notes in Computer Science","Innovative Internet Community Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11749776_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T05:54:16Z","timestamp":1555566856000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11749776_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540339731","9783540339748"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11749776_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}