{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:52:40Z","timestamp":1725475960318},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540340751"},{"type":"electronic","value":"9783540340768"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11751595_6","type":"book-chapter","created":{"date-parts":[[2006,5,11]],"date-time":"2006-05-11T14:27:59Z","timestamp":1147357679000},"page":"48-53","source":"Crossref","is-referenced-by-count":5,"title":["Experiments and Hardware Countermeasures on Power Analysis Attacks"],"prefix":"10.1007","author":[{"given":"ManKi","family":"Ahn","sequence":"first","affiliation":[]},{"given":"HoonJae","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"6_CR2","unstructured":"MaDaniel III, L.T.: An Investigation of Differential Power Analysis Attacks on FPGA-based encryption Systems, available to scholar.lib.vt.edu, Master of Science in Electrical Engineering (May 2003)"},{"key":"6_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/978-3-540-45238-6_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"S.B. Ors","year":"2003","unstructured":"Ors, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA-First Experimental Results. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 35\u201350. Springer, Heidelberg (2003)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Wollinger, T., Paar, C.: How Secure Are FPGAs in Cryptographic Applications(Long version), Report 2003 \/119, IACR (2003), available on http:\/\/eprint.iacr.org","DOI":"10.1007\/978-3-540-45234-8_10"},{"key":"6_CR5","unstructured":"Tiu, C.C.: A New Frequency-Based Side Channel Attack for Embedded Systems, A Master thesis, in the University of Waterloo (2005)"},{"key":"6_CR6","unstructured":"Junee, R.: POWER ANALYSIS ATTACKS: A Weakness in Cryptographic Smart Cards and Microprocessors. In: Bachelor of Computer Engineering & Bachelor of Commerce (November 2002)"},{"key":"6_CR7","unstructured":"Oswald, E.: On Side-Channel Attacks and the Application of Algorithmic Countermeasures, A PhD Thesis in Graz University of Technology, IAIK (May 2003)"},{"key":"6_CR8","unstructured":"Mangard, S.: Calculation and simulation of the Susceptibility of Cryptographic Devices to Power-Analysis Attacks, A Diploma Thesis, in Graz University of Technology, IAIK (2003)"},{"key":"6_CR9","unstructured":"KULRD & SCARD Consortium, Side Channel Analysis Resistant Design Flow, IST-2002-507270, SCARD-KULRD-D4.1 (2005), available on http:\/\/www.scard-project.org"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"den Hartog, J., et al.: PINPAS: a tool for power analysis of smartcards. In: SEC 2003, IFIP WG 11.2 Small Systems Security, pp. 447\u2013451 (2003)","DOI":"10.1007\/978-0-387-35691-4_45"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"den Hartog, J.I., de Vink, E.P.: Virtual Analysis and Reduction of Side-Channel Vulnerabilities of Smartcards (2005), available on http:\/\/www.win.tue.nl\/ecss","DOI":"10.1007\/0-387-24098-5_7"},{"key":"6_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/978-3-540-30574-3_24","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"S. Mangard","year":"2005","unstructured":"Mangard, S., Popp, T., Gammel, B.M.: Side-Channel Leakage of Masked CMOS Gates. In: Menezes, A. (ed.) CT-RSA 2005. LNCS, vol.\u00a03376, pp. 351\u2013365. Springer, Heidelberg (2005)"},{"key":"6_CR13","first-page":"246","volume-title":"DATE 2004","author":"K. Tiri","year":"2004","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: DATE 2004, pp. 246\u2013251. IEEE Computer Society, Los Alamitos (2004)"},{"key":"6_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"222","DOI":"10.1007\/978-3-540-24660-2_18","volume-title":"Topics in Cryptology \u2013 CT-RSA 2004","author":"S. Mangard","year":"2004","unstructured":"Mangard, S.: Hardware Countermeasures against DPA. A Statistical Analysis of Their effectiveness. In: Okamoto, T. (ed.) CT-RSA 2004. LNCS, vol.\u00a02964, pp. 222\u2013235. Springer, Heidelberg (2004)"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, DATE 2005 (2005)","DOI":"10.1109\/DATE.2005.44"},{"key":"6_CR16","unstructured":"Kris, T., Moonmoon, A., Ingrid, V.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to withstand Differential power Analysis on Smart Cards. In: 28th European Solid-State Circuits Conference (2002)"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Kulikowski, K.J., Su, M., Smirnov, A., Taubin, A., Karpovsky, M.G., Daniel, M.: Delay Insensitive Encoding and Power Analysis: A Balancing Act. In: 11th IEEE International Symposium on Asynchronous Circuits and Systems: ASYNC 2005, pp. 116\u2013125 (2005)","DOI":"10.1109\/ASYNC.2005.18"},{"key":"6_CR18","unstructured":"Moore, S., et al.: Improving SmartCard Security using Self-timed Circuits (2003), available on http:\/\/actes.sstic.org\/SSTIC03\/Rump_sessions"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Moore, S., Anderson, R., Mullins, R., Taylor, G.: Balanced self-checking asynchronous logic for smart card applications. The Microprocessors and Microsystems Journal (2003)","DOI":"10.1016\/S0141-9331(03)00092-9"},{"key":"6_CR20","unstructured":"Feyt.: Countermeasure method for a microcontroller based on a pipeline architecture, US PATENT 20030115478 A1 (2003)"},{"key":"6_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1007\/11502760_28","volume-title":"Fast Software Encryption","author":"E. Oswald","year":"2005","unstructured":"Oswald, E., Mangard, S., Pramastaller, N., Rijmen, V.: A Side-Channel Analysis Resistant Description of the AES S-Box. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol.\u00a03557, pp. 413\u2013423. Springer, Heidelberg (2005)"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Tir, K., Verbauwhede, I.: Simulation Models for Side-Channel Information Leaks. In: ACM 1-59593-058-2\/05\/0006, DAC 2005 (2005)","DOI":"10.1145\/1065579.1065640"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications - ICCSA 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11751595_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:00:05Z","timestamp":1619506805000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11751595_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540340751","9783540340768"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/11751595_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}