{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:50:36Z","timestamp":1725555036049},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540344827"},{"type":"electronic","value":"9783540344834"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11760191_191","type":"book-chapter","created":{"date-parts":[[2006,5,11]],"date-time":"2006-05-11T14:00:36Z","timestamp":1147356036000},"page":"1313-1318","source":"Crossref","is-referenced-by-count":0,"title":["Power Estimation of CMOS Circuits by Neural Network Macromodel"],"prefix":"10.1007","author":[{"given":"Wei","family":"Qiang","sequence":"first","affiliation":[]},{"given":"Yang","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Yuan-yuan","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Xun","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"191_CR1","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F.N. Najm","year":"1994","unstructured":"Najm, F.N.: A Survey of Power Estimation Techniques in VLSI Circuits. IEEE Trans. VLSI Systems\u00a02(4), 446\u2013455 (1994)","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"7","key":"191_CR2","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/TCAD.2004.829819","volume":"23","author":"X. Liu","year":"2004","unstructured":"Liu, X., Papaefthymiou, M.C.: A Markov Chain Sequence Generator for Power Macromodeling. IEEE Trans. CAD of Integrated Circuits and Systems\u00a023(7), 1048\u20131062 (2004)","journal-title":"IEEE Trans. CAD of Integrated Circuits and Systems"},{"key":"191_CR3","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/LPD.1999.750418","volume-title":"IEEE Alessandro Volta Memorial Workshop on Low-Power Design","author":"M. Barocci","year":"1999","unstructured":"Barocci, M., Benini, L., Bogliolo, A., Ricco, B., Micheli, G.D.: Lookup Table Power Macro-Models for Behavioral Library Components. In: Puiri, V. (ed.) IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pp. 173\u2013181. IEEE, Piscataway (1999)"},{"issue":"1","key":"191_CR4","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/92.820758","volume":"8","author":"S. Gupta","year":"2000","unstructured":"Gupta, S., Najm, F.N.: Power Modeling for High-Level Power Estimation. IEEE Trans. VLSI Systems\u00a08(1), 18\u201329 (2000)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"191_CR5","first-page":"280","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design","author":"G. Bernacchia","year":"1999","unstructured":"Bernacchia, G., Papaefthymiou, M.C.: Analytical Model for High-Level Power Estimation. In: White, J., Sentovich, E.M. (eds.) IEEE\/ACM International Conference on Computer-Aided Design, pp. 280\u2013283. IEEE, Piscataway (1999)"},{"issue":"7","key":"191_CR6","doi-asserted-by":"publisher","first-page":"808","DOI":"10.1109\/43.851996","volume":"19","author":"S. Gupta","year":"2000","unstructured":"Gupta, S., Najm, F.N.: Analytical Models for RTL Power Estimation of Combinational and Sequential Circuits. IEEE Trans. CAD of Integrated Circuits and Systems\u00a019(7), 808\u2013814 (2000)","journal-title":"IEEE Trans. CAD of Integrated Circuits and Systems"},{"key":"191_CR7","volume-title":"Neural Networks: A Comprehensive Foundation","author":"S. Haykin","year":"1999","unstructured":"Haykin, S.: Neural Networks: A Comprehensive Foundation, 2nd edn. Prentice-Hall, New York (1999)","edition":"2"},{"issue":"6","key":"191_CR8","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/43.703828","volume":"17","author":"C.-S. Ding","year":"1998","unstructured":"Ding, C.-S., Wu, Q., Hsieh, C.-T., Pedram, M.: Stratified Random Sampling for Power Estimation. IEEE Trans. CAD of Integrated Circuits and Systems\u00a017(6), 465\u2013471 (1998)","journal-title":"IEEE Trans. CAD of Integrated Circuits and Systems"}],"container-title":["Lecture Notes in Computer Science","Advances in Neural Networks - ISNN 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11760191_191.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:09:28Z","timestamp":1619507368000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11760191_191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540344827","9783540344834"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/11760191_191","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}