{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:16:26Z","timestamp":1758892586868,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540364108"},{"type":"electronic","value":"9783540364115"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11796435_24","type":"book-chapter","created":{"date-parts":[[2006,7,17]],"date-time":"2006-07-17T14:56:43Z","timestamp":1153148203000},"page":"227-236","source":"Crossref","is-referenced-by-count":12,"title":["Low-Power, High-Performance TTA Processor for 1024-Point Fast Fourier Transform"],"prefix":"10.1007","author":[{"given":"Teemu","family":"Pitk\u00e4nen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Risto","family":"M\u00e4kinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Heikkinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Partanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"24_CR1","volume-title":"Principles of CMOS VLSI Design: A Systems Perspective","author":"N. Weste","year":"1985","unstructured":"Weste, N., Eshraghian, K.: Principles of CMOS VLSI Design: A Systems Perspective. Addison-Wesley, Reading (1985)"},{"key":"24_CR2","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A., Sheng, S., Brodersen, R.: Low-power CMOS digital design. IEEE Journal of Solid State Circuits\u00a027, 473\u2013483 (1992)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Reeves, K., Sienski, K., Field, C.: Reconfigurable hardware accelerator for embedded DSP. In: Schewel, J., Athanas, P.M., Bove, V.M., Watson, J. (eds.) Proc. SPIE High-Speed Comp. Dig. Sig. Proc. Filtering Using Reconf. Logic, Boston, MA, vol.\u00a02914, pp. 332\u2013340 (1996)","DOI":"10.1117\/12.255831"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Chang, A., Dally, W.: Explaining the gap between ASIC and custom power: A custom perspective. In: Proc. IEEE DAC, Anaheim, CA, pp. 281\u2013284 (2005)","DOI":"10.1109\/DAC.2005.193817"},{"key":"24_CR5","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/4.748190","volume":"43","author":"B.M. Baas","year":"1999","unstructured":"Baas, B.M.: A low-power, high-performance, 1024-point FFT processor. IEEE Solid State Circuits\u00a043, 380\u2013387 (1999)","journal-title":"IEEE Solid State Circuits"},{"key":"24_CR6","unstructured":"Zhao, Y., Erdogan, A., Arslan, T.: A low-power and domain-specific reconfigurable fft fabric for system-on-chip applications. In: Proc. 19th IEEE Parallel and Distrubuted Prosessing Symp. Reconf. Logic, Denver, CO (2005)"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Lin, Y.T., Tsai, P.Y., Chiueh, T.D.: Low-power variable-length fast fourier transform processor. In: Proc. IEE Computers and Digital Techniques, vol.\u00a0152, pp. 499\u2013506 (2005)","DOI":"10.1049\/ip-cdt:20041224"},{"key":"24_CR8","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang, A., Chandrakasan, A.: A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE J. Solid State Circuits\u00a040, 310\u2013319 (2005)","journal-title":"IEEE J. Solid State Circuits"},{"key":"24_CR9","doi-asserted-by":"publisher","first-page":"2921","DOI":"10.1109\/78.175736","volume":"40","author":"J. Granata","year":"1992","unstructured":"Granata, J., Conner, M., Tolimieri, R.: Recursive fast algorithms and the role of the tensor product. IEEE Trans. Signal Processing\u00a040, 2921\u20132930 (1992)","journal-title":"IEEE Trans. Signal Processing"},{"key":"24_CR10","volume-title":"Microprocessor Architectures: From VLIW to TTA","author":"H. Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. John Wiley & Sons, Chichester (1997)"},{"key":"24_CR11","unstructured":"M\u00e4kinen, R.: Fast Fourier transform on transport triggered architectures. Master\u2019s thesis, Tampere Univ. Tech., Tampere, Finland (2005)"},{"key":"24_CR12","volume-title":"DSP Integrated Circuits","author":"L. Wanhammar","year":"1999","unstructured":"Wanhammar, L.: DSP Integrated Circuits. Academic Press, San Diego (1999)"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"Lefurgy, C., Mudge, T.: Code compression for DSP. Technical Report CSE-TR-380-98, EECS Department, University of Michigan (1998)","DOI":"10.21236\/ADA461522"},{"key":"24_CR14","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","volume":"5","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H., Arnold, M.: Using transport triggered architectures for embedded processor design. Integrated Computer-Aided Eng.\u00a05, 19\u201338 (1998)","journal-title":"Integrated Computer-Aided Eng."},{"key":"24_CR15","unstructured":"Intel: StrongARM SA-110 Microprocessor for Portable Applications Brief Datasheet (1999)"},{"key":"24_CR16","unstructured":"Lim, S., Crosland, A.: Implementing FFT in an FPGA co-processor. In: The International Embedded Solutions Event (GPSx), Santa Clara, CA, pp. 230\u2013233 (2004)"},{"key":"24_CR17","doi-asserted-by":"publisher","first-page":"1532","DOI":"10.1109\/JSSC.2002.803954","volume":"37","author":"S. Agarwala","year":"2002","unstructured":"Agarwala, S., Anderson, T., Hill, A., Ales, M., Damodaran, R., Wiley, P., Mullinnix, S., Leach, J., Lell, A., Gill, M., Rajagopal, A., Chachad, A., Agarwala, M., Apostol, J., Krishnan, M., Duc-Bui, Quang-An, Nagaraj, N., Wolf, T., Elappuparackal, T.: A 600 MHz VLIW DSP. IEEE J. Solid State Circuits\u00a037, 1532\u20131544 (2002)","journal-title":"IEEE J. Solid State Circuits"},{"key":"24_CR18","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W., Kapasi, U., Khailany, B., Lopez-Lagunas, A., Mattson, P., Owens, J.: A bandwidth-efficient architecture for media processing. In: Proc. Annual ACM\/IEEE Int. Symp. Microarchitecture, Dallas, TX, pp. 3\u201313 (1998)","DOI":"10.1109\/MICRO.1998.742118"},{"key":"24_CR19","unstructured":"Texas Instruments, Inc. Dallas, TX: TMS320C64x DSP Library Programmer\u2019s Reference (2003)"},{"key":"24_CR20","unstructured":"Deleganes, M., Douglas, J., Kommandur, B., Patyra, M.: Designing a 3 GHz, 130 nm, Intel\u00ae Pentium \u00ae4 processor. Digest of Technical Papers Symp. VLSI Circuits, Honolulu, HI, pp. 230\u2013233 (2002)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11796435_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T22:52:10Z","timestamp":1736463130000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11796435_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540364108","9783540364115"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11796435_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}