{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:09:25Z","timestamp":1763467765555},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540364108"},{"type":"electronic","value":"9783540364115"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11796435_31","type":"book-chapter","created":{"date-parts":[[2006,7,17]],"date-time":"2006-07-17T14:56:43Z","timestamp":1153148203000},"page":"299-308","source":"Crossref","is-referenced-by-count":4,"title":["Reducing Execution Unit Leakage Power in Embedded Processors"],"prefix":"10.1007","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"Borkar, S.: Design challenges of technology scaling. IEEE Micro\u00a019, 23\u201329 (1999)","journal-title":"IEEE Micro"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Butts, J.A., Sohi, G.S.: A static power model for architects. In: Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture (December 2000)","DOI":"10.1145\/360128.360148"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zuyuban, V., Jacobson, H., Bose, P.: Microarchitectural techniques for power gating of execution units. In: Proceedings of ISLPED (2004)","DOI":"10.1145\/1013235.1013249"},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"Unsal, O.S., Koren, I.: System-level power-aware design techniques in real-time systems. Proceedings of the IEEE\u00a091(7) (July 2003)","DOI":"10.1109\/JPROC.2003.814617"},{"key":"31_CR5","doi-asserted-by":"crossref","unstructured":"Jejurikar, R., Gupta, R.: Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems. In: Proceedings of ISLPED (2004)","DOI":"10.1145\/1013235.1013261"},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S., Falsafi, B., Roy, K., Vijaykumar, T.: Gated-vdd: A circuit technique to reduce leakage in deepsubmicron cache memories. In: Proceedings of ISLPED (2000)","DOI":"10.1145\/344166.344526"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Kao, J., Chandrakasan, A.: Dual-threshold voltage techniques for low-power digital circuits. IEEE Journal of Solid State Circuits\u00a035 (2000)","DOI":"10.1109\/4.848210"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Johnson, M., Somasekhar, D., Cheiou, L., Roy, K.: Leakage control with efficient use of transistor stacks in single threshold cmos. IEEE Transactions on VLSI Systems\u00a010 (2002)","DOI":"10.1109\/92.988724"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Durate, D., Tsai, Y.F., Vijaykrishnan, N., Irwin, M.J.: Evaluating run-time techniques for leakage power reduction. In: ASPDAC (2002)","DOI":"10.1109\/ASPDAC.2002.994881"},{"key":"31_CR10","doi-asserted-by":"crossref","unstructured":"Rele, S., Pande, S., \u00d6nder, S., Gupta, R.: Optimizing static power dissipation by functional units in superscalar processors. In: International Conference on Compiler Construction (2002)","DOI":"10.1007\/3-540-45937-5_19"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behavior to reduce cache leakage power. In: Proceedings of ISCA (2001)","DOI":"10.1145\/379240.379268"},{"key":"31_CR12","doi-asserted-by":"crossref","unstructured":"Bai, R., Kim, N., Sylvester, D., Mudge, T.: Total leakage optimization strategies for multi-level caches. In: ACM Great Lakes Symposium on VLSI (2005)","DOI":"10.1145\/1057661.1057752"},{"key":"31_CR13","doi-asserted-by":"crossref","unstructured":"Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R.: Mibench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization (WWC-4) (December 2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"31_CR14","unstructured":"Burger, D., Austin, T.M., Bennett, S.: Evaluating Future Microprocessors: The SimpleScalar Tool Set. Technical Report CS-TR-96-1308, University of Wisconsin-Madison (July 1996)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11796435_31.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:24:28Z","timestamp":1619508268000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11796435_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540364108","9783540364115"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11796435_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}