{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T23:10:21Z","timestamp":1736464221785,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540364108"},{"type":"electronic","value":"9783540364115"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11796435_40","type":"book-chapter","created":{"date-parts":[[2006,7,17]],"date-time":"2006-07-17T14:56:43Z","timestamp":1153148203000},"page":"395-405","source":"Crossref","is-referenced-by-count":0,"title":["Design of Asynchronous Embedded Processor with New Ternary Data Encoding Scheme"],"prefix":"10.1007","author":[{"given":"Je-Hoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Eun-Ju","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Kyoung-Rok","family":"Cho","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"40_CR1","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/5.740017","volume":"87","author":"M.B. Josephs","year":"1999","unstructured":"Josephs, M.B., Nowick, S.M., Van Berkel, C.H.: Modeling and design of asynchronous circuits. Proc. IEEE\u00a087, 234\u2013242 (1999)","journal-title":"Proc. IEEE"},{"key":"40_CR2","doi-asserted-by":"crossref","unstructured":"Furber, S.B., Garside, J.D., Gilbert, D.A.: AMULET3: a high-performance self-timed ARM microprocessor. In: Proc. ICCD 1998, pp. 247\u2013252 (1998)","DOI":"10.1109\/ICCD.1998.727058"},{"key":"40_CR3","unstructured":"Nanya, T., et al.: ITAC-2: an asynchronous 32-bit microprocessor based on scalable delay-insensitive model. In: Proc. ICCD 1997, pp. 288\u2013294 (1997)"},{"key":"40_CR4","doi-asserted-by":"crossref","unstructured":"Renaudin, M., Vivet, P., Robin, F.: ASPRO-216: a standard-cell QDI 16-bit RISC asynchronous microprocessor. In: Proc. 4th Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, pp. 22\u201331 (1998)","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"40_CR5","doi-asserted-by":"crossref","unstructured":"Kelly, C., Ekanayake, V.N., Manohar, R.: SNAP: A sensor-network synchronous processor. In: Proc. Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, pp. 24\u201335 (2003)","DOI":"10.1109\/ASYNC.2003.1199163"},{"key":"40_CR6","doi-asserted-by":"crossref","unstructured":"Tse, J.M.C., Lun, D.P.K.: ASYMPU: A fully asynchronous CISC microprocessor. In: Proc. ISCAS, pp. 1816\u20131819 (1997)","DOI":"10.1109\/ISCAS.1997.621499"},{"key":"40_CR7","unstructured":"Gageldonk, H.V., Berkel, K.V., Peeters, A., Baumann, D., Gloor, D., Stegmann, G.: An asynchronous low-power 80C51 microcontroller. In: Proc. Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, pp. 96\u2013107 (1998)"},{"key":"40_CR8","doi-asserted-by":"crossref","unstructured":"Martin, A.J., Nystrom, M., Papadantonakis, K., Penzes, P.I., Prakash, P., Wong, C.G., Chang, J., Ko, K.S., Lee, B., Ou, E., Pugh, J., Talvala, E., Tong, J.T., Tura, A.: The Lutonium: sub-nanojoule asynchronous 8051 microcontroller. In: Proc. Int\u2019l Symp. Advanced Research in Asynchronous Circuits and Systems, pp. 14\u201323 (2003)","DOI":"10.1109\/ASYNC.2003.1199162"},{"issue":"4","key":"40_CR9","first-page":"527","volume":"E87-C","author":"J.-H. Lee","year":"2004","unstructured":"Lee, J.-H., Kim, Y.H., Cho, K.-R.: Design of a fast asynchronous embedded CISC microprocessor, A8051. IEICE trans. on Electron\u00a0E87-C(4), 527\u2013534 (2004)","journal-title":"IEICE trans. on Electron"},{"issue":"1","key":"40_CR10","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous design methodologies: an overview. Proc. IEEE\u00a083(1), 69\u201393 (1995)","journal-title":"Proc. IEEE"},{"key":"40_CR11","doi-asserted-by":"crossref","unstructured":"Bainbridge, J., Furber, S.B.: Delay insensitive system-on-chip interconnect using 1-of-4 data encoding. In: Proc. Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, pp. 118\u2013126 (April 2001)","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"40_CR12","unstructured":"Renaudin: Generalized 1-of-M QDI asynchronous adder. In: Proc. 3rd Acid-WG Workshop, January 2003, pp. 27\u201328 (2003)"},{"key":"40_CR13","doi-asserted-by":"crossref","unstructured":"Bainbridge, W.J., Toms, W.B., Edwards, D.A., Furber, S.B.: Delay-Insensitive, Point-to-Point Interconnect using m-of-n codes. In: Proc. Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, May 2003, pp. 132\u2013140 (2003)","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"40_CR14","doi-asserted-by":"crossref","unstructured":"Mariani, R., Roncella, R., Saletti, R., Terreni, P.: On the realization of delay-insensitive asynchronous circuits with CMOS ternary logic. In: Proc. Int\u2019l Symp. On Advanced Research in Asynchronous Circuits and Systems, pp. 54\u201362 (1997)","DOI":"10.1109\/ASYNC.1997.587152"},{"issue":"5","key":"40_CR15","first-page":"910","volume":"E86-D","author":"Y. Nagata","year":"2003","unstructured":"Nagata, Y., Mukaidono, M.: B-ternary asynchronous digital system under relative delay. IEICE Trans. Information and System\u00a0E86-D(5), 910\u2013919 (2003)","journal-title":"IEICE Trans. Information and System"},{"issue":"6","key":"40_CR16","doi-asserted-by":"publisher","first-page":"1114","DOI":"10.1109\/TVLSI.2003.819571","volume":"11","author":"T. Felicijan","year":"2003","unstructured":"Felicijan, T., Furber, S.B.: An asynchronous ternary logic signaling system. IEEE trans. on VLSI\u00a011(6), 1114\u20131119 (2003)","journal-title":"IEEE trans. on VLSI"},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Efthymiou, A., Garside, J.D.: Adaptive pipeline structures for speculation control. In: Proc. Int\u2019l Symp. Advanced Research in Asynchronous Circuits and Systems, pp. 46\u201355 (1999)","DOI":"10.1109\/ASYNC.2003.1199165"},{"key":"40_CR18","doi-asserted-by":"crossref","unstructured":"Martin, A.J., et al.: The design of an asynchronous MIPS R3000. In: Proc. Advanced Research in VLSI, pp. 164\u2013181 (1997)","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"40_CR19","unstructured":"Intel, Microprocessor and Peripheral Handbook (1987)"},{"key":"40_CR20","unstructured":"Hynix, HMS99C52 Datasheet (2003)"},{"key":"40_CR21","unstructured":"Cygnal, C8051F0xx Family Datasheet (2002)"},{"key":"40_CR22","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.45825","volume":"9","author":"W.J. Price","year":"1989","unstructured":"Price, W.J.: A benchmark tutorial. IEEE Micro\u00a09, 28\u201343 (1989)","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11796435_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T22:52:33Z","timestamp":1736463153000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11796435_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540364108","9783540364115"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/11796435_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}