{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:22:59Z","timestamp":1742394179366},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540364108"},{"type":"electronic","value":"9783540364115"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11796435_46","type":"book-chapter","created":{"date-parts":[[2006,7,17]],"date-time":"2006-07-17T10:56:43Z","timestamp":1153133803000},"page":"457-466","source":"Crossref","is-referenced-by-count":16,"title":["Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box"],"prefix":"10.1007","author":[{"given":"Stefan","family":"Tillich","sequence":"first","affiliation":[]},{"given":"Martin","family":"Feldhofer","sequence":"additional","affiliation":[]},{"given":"Johann","family":"Gro\u00dfsch\u00e4dl","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"46_CR1","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1145\/988952.989019","volume-title":"Proceedings of the 14th ACM Great Lakes Symposium on VLSI (GLSVLSI 2004)","author":"G. Bertoni","year":"2004","unstructured":"Bertoni, G., Macchetti, M., Negri, L., Fragneto, P.: Power-efficient ASIC Synthesis of Cryptographic Sboxes. In: Proceedings of the 14th ACM Great Lakes Symposium on VLSI (GLSVLSI 2004), pp. 277\u2013281. ACM Press, New York (2004)"},{"key":"46_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D. Canright","year":"2005","unstructured":"Canright, D.: A very compact S-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 441\u2013455. Springer, Heidelberg (2005)"},{"key":"46_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very compact FPGA implementation of the AES algorithm. In: D.Walter, C., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"key":"46_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael. Springer, Heidelberg (2002)"},{"issue":"1","key":"46_CR5","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","volume":"152","author":"M. Feldhofer","year":"2005","unstructured":"Feldhofer, M., Wolkerstorfer, J., Rijmen, V.: AES implementation on a grain of sand. IEE Proceedings Information Security\u00a0152(1), 13\u201320 (2005)","journal-title":"IEE Proceedings Information Security"},{"key":"46_CR6","first-page":"351","volume-title":"Proceedings of the 15th ACM Great Lakes Symposium on VLSI (GLSVLSI 2005)","author":"A. Hodjat","year":"2005","unstructured":"Hodjat, A., Hwang, D.D., Lai, B.-C., Tiri, K., Verbauwhede, M.: A 3.84\u00a0Gbits\/s AES crypto coprocessor with modes of operation in a 0.18-\u03bcm CMOS technology. In: Proceedings of the 15th ACM Great Lakes Symposium on VLSI (GLSVLSI 2005), pp. 351\u2013356. ACM Press, New York (2005)"},{"key":"46_CR7","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511525926","volume-title":"Finite Fields","author":"R. Lidl","year":"1996","unstructured":"Lidl, R., Niederreiter, H.: Finite Fields, 2nd edn. Cambridge University Press, Cambridge (1996)","edition":"2"},{"issue":"0","key":"46_CR8","first-page":"84","volume":"0","author":"M. Macchetti","year":"2003","unstructured":"Macchetti, M., Bertoni, G.: Hardware implementation of the Rijndael SBOX: A case study. ST Journal of System Research, 84\u201391 (2003)","journal-title":"ST Journal of System Research"},{"key":"46_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/978-3-540-30574-3_22","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"N. Mentens","year":"2005","unstructured":"Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.M.: Systematic evaluation of compact hardware implementations for the Rijndael S-box. In: Menezes, A. (ed.) CT-RSA 2005. LNCS, vol.\u00a03376, pp. 323\u2013333. Springer, Heidelberg (2005)"},{"key":"46_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/3-540-36400-5_14","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Morioka","year":"2003","unstructured":"Morioka, S., Satoh, A.: An optimized S-box circuit architecture for low power AES design. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 172\u2013186. Springer, Heidelberg (2003)"},{"unstructured":"National Institute of Standards and Technology (NIST). Advanced Encryption Standard (AES). Federal Information Processing Standards (FIPS) Publication 197 (November 2001)","key":"46_CR11"},{"key":"46_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1007\/978-3-540-30117-2_58","volume-title":"Field Programmable Logic and Application","author":"N. Pramstaller","year":"2004","unstructured":"Pramstaller, N., Wolkerstorfer, J.: A universal and efficient AES co-processor for field programmable logic arrays. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol.\u00a03203, pp. 565\u2013574. Springer, Heidelberg (2004)"},{"key":"46_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact rijndael hardware architecture with S-box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"46_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1007\/11552055_2","volume-title":"Communications and Multimedia Security","author":"S. Tillich","year":"2005","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J., Szekely, A.: An Instruction Set Extension for Fast and Memory-Efficient AES Implementation. In: Dittmann, J., Katzenbeisser, S., Uhl, A. (eds.) CMS 2005. LNCS, vol.\u00a03677, pp. 11\u201321. Springer, Heidelberg (2005)"},{"key":"46_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/3-540-45760-7_6","volume-title":"Topics in Cryptology - CT-RSA 2002","author":"J. Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES sBoxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol.\u00a02271, pp. 67\u201378. Springer, Heidelberg (2002)"},{"issue":"9","key":"46_CR16","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X. Zhang","year":"2004","unstructured":"Zhang, X., Parhi, K.K.: High-speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012(9), 957\u2013967 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11796435_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:11:00Z","timestamp":1605625860000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11796435_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540364108","9783540364115"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11796435_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}