{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T11:16:21Z","timestamp":1774523781435,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540365976","type":"print"},{"value":"9783540365983","type":"electronic"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11799313_22","type":"book-chapter","created":{"date-parts":[[2006,10,5]],"date-time":"2006-10-05T14:02:13Z","timestamp":1160056933000},"page":"341-358","source":"Crossref","is-referenced-by-count":30,"title":["How Far Can We Go on the x64 Processors?"],"prefix":"10.1007","author":[{"given":"Mitsuru","family":"Matsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"22_CR1","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1587\/transfun.E102.A.11","volume":"85","author":"K. Aoki","year":"2002","unstructured":"Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Nakajima, J., Tokita, T.: The 128-Bit Block Cipher Camellia. IEICE Trans. Fundamentals\u00a085(1), 11\u201324 (2002)","journal-title":"IEICE Trans. Fundamentals"},{"key":"22_CR2","unstructured":"Barreto, P., Rijmen, V.: The Whirlpool Hashing Function. In: Proceedings of First Open NESSIE Workshop, Heverlee, Belgium (2000)"},{"key":"22_CR3","unstructured":"Barreto, P.: The Whirlpool Hash Function, \n                    \n                      http:\/\/planeta.terra.com.br\/informatica\/paulobarreto\/WhirlpoolPage.html"},{"key":"22_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"Fast Software Encryption","author":"E. Biham","year":"1997","unstructured":"Biham, E.: A Fast New DES Implementation in Software. In: Biham, E. (ed.) FSE 1997. LNCS, vol.\u00a01267, pp. 260\u2013272. Springer, Heidelberg (1997)"},{"key":"22_CR5","unstructured":"Cryptography Research and Evaluation Committees: The CRYPTREC Homepage, \n                    \n                      http:\/\/www.cryptrec.org\/"},{"key":"22_CR6","unstructured":"Federal Information Processing Standards Publication 197. Advanced Encryption Standard (AES), NIST (2001)"},{"key":"22_CR7","unstructured":"Federal Information Processing Standards Publication 180-2, Secure Hash Standard, NIST (2002)"},{"key":"22_CR8","unstructured":"Fog, A.: How To Optimize for Pentium Family Processorss, Available at, \n                    \n                      http:\/\/www.agner.org\/assem\/"},{"key":"22_CR9","unstructured":"Granlund, T.: Instruction latencies and throughput for AMD and Intel x86 Processors, Available at, \n                    \n                      http:\/\/swox.com\/doc\/x86-timing.pdf"},{"key":"22_CR10","unstructured":"IA-32 Intel Architecture Optimization Reference Manual, Order Number 248966-011, \n                    \n                      http:\/\/developer.intel.ru\/download\/design\/Pentium4\/manuals\/24896611.pdf"},{"key":"22_CR11","unstructured":"ISO\/IEC 18033-3, Information technology - Security techniques \u2013 Encryption algorithms - Part3: Block ciphers (2005)"},{"key":"22_CR12","unstructured":"Kartunov, V.: Prescott: The Last of the Mohicans (Pentium 4: from Willamette to Prescott), \n                    \n                      http:\/\/www.xbitlabs.com\/articles\/cpu\/display\/netburst-1.html"},{"key":"22_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/11502760_27","volume-title":"Fast Software Encryption","author":"M. Matsui","year":"2005","unstructured":"Matsui, M., Fukuda, S.: How to Maximize Software Performance of Symmetric Primitives on Pentium III and 4 Processors. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol.\u00a03557, pp. 398\u2013412. Springer, Heidelberg (2005)"},{"issue":"1","key":"22_CR14","first-page":"54","volume":"86","author":"J. Nakajima","year":"2003","unstructured":"Nakajima, J., Matsui, M.: Performance Analysis and Parallel Implementation of Dedicated Hash Functions on Pentium III. IEICE Trans. Fundamentals\u00a0E86- A(1), 54\u201363 (2003)","journal-title":"IEICE Trans. Fundamentals"},{"issue":"1","key":"22_CR15","first-page":"107","volume":"82","author":"J. Nakajima","year":"1999","unstructured":"Nakajima, J., Matsui, M.: Fast Software Implementations of MISTY1 on Alpha Processors. IEICE Trans. Fundamentals\u00a0E82-A(1), 107\u2013116 (1999)","journal-title":"IEICE Trans. Fundamentals"},{"key":"22_CR16","unstructured":"New European Schemes for Signatures, Integrity, and Encryption (NESSIE), \n                    \n                      https:\/\/www.cosic.esat.kuleuven.ac.be\/nessie\/"},{"key":"22_CR17","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Full AES key extraction in 65 milliseconds using cache attacks. Crypto 2005, rump session (2005)"},{"key":"22_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P., Jutla, C., Kummar, V., Rao, J., Rohatgi, P.: Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 171\u2013184. Springer, Heidelberg (2001)"},{"key":"22_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"22_CR20","unstructured":"Software Optimization Guide for AMD64 Processors, Publication 25112, \n                    \n                      http:\/\/www.amd.com\/us-en\/assets\/content_type\/white_papers_and_tech_docs\/25112.PDF"},{"key":"22_CR21","unstructured":"de Vries, H.: Understanding the detailed Architecture of AMD\u2019s 64 bit Core, \n                    \n                      http:\/\/chip-architect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html"}],"container-title":["Lecture Notes in Computer Science","Fast Software Encryption"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11799313_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:24:45Z","timestamp":1558286685000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11799313_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540365976","9783540365983"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/11799313_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006]]}}}