{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T06:40:20Z","timestamp":1736577620993,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540366799"},{"type":"electronic","value":"9783540366812"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802167_47","type":"book-chapter","created":{"date-parts":[[2006,10,5]],"date-time":"2006-10-05T15:58:29Z","timestamp":1160063909000},"page":"459-468","source":"Crossref","is-referenced-by-count":0,"title":["Next Generation Embedded Processor Architecture for Personal Information Devices"],"prefix":"10.1007","author":[{"given":"In-Pyo","family":"Hong","sequence":"first","affiliation":[]},{"given":"Yong-Joo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yong-Surk","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"47_CR1","unstructured":"Cormie, D.: The ARM11TM Microarchitecture, ARM Ltd. (2002)"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Agarwal, V., Hrishikesh, M.S., Keckler, S.W., Burger, D.: Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. In: Proc. of the 27th Annual International Symposium on Computer Architectures, pp. 248\u2013259 (2000)","DOI":"10.1145\/339647.339691"},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"Claasen: High speed: not the only way to exploit the intrinsic computational power of silicon, Digest of Technical Papers, Solid-state Circuits Conference, pp. 22\u201325 (1999)","DOI":"10.1109\/ISSCC.1999.759071"},{"key":"47_CR4","doi-asserted-by":"crossref","unstructured":"Brinkschulte, U., Krakowski, C., Kreuzinger, J., Ungerer, T.: A Multithreaded Java Microcontroller for Thread-Oriented Real-Time Event Handling. In: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, October 12-16, p. 34 (1999)","DOI":"10.1109\/PACT.1999.807403"},{"key":"47_CR5","doi-asserted-by":"crossref","unstructured":"Kreuzinger, J., Schulz, A., Pfeffer, M., Ungerer, T., Brinkschulte, U., Krakowski, C.: Real-time scheduling on multithreaded processors. In: The Proceedings of seventh international conference on Real-Time Systems and Applications, p. 155 (2000)","DOI":"10.1109\/RTCSA.2000.896384"},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaenous Multithreading: Maximizing On-Chip Parallelism. In: Proceedings of 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, May 1995, pp. 392\u2013403 (1995)","DOI":"10.1145\/223982.224449"},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"Crowley, P., Fiuczynski, M.E., Baer, J., Bershad, B.N.: Characterizing Processor Architectures for Programmable Network Interfaces. In: Proceedings of the 2000 International Conference on Supercomputing (May 2000)","DOI":"10.1145\/335231.335237"},{"key":"47_CR8","unstructured":"Glaskowsky, P.N.: Networking Gets XStream. Microprocessor Report (November 13, 2000)"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M.: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In: Proceedings of 23rd Annual International Symposium on Computer Architecture, Philadelphia, Pennsylvania, May 1996, pp. 191\u2013202 (1996)","DOI":"10.1145\/232973.232993"},{"issue":"3","key":"47_CR10","first-page":"339","volume":"1","author":"B.I. Moon","year":"2003","unstructured":"Moon, B.I., Kim, M.G., Hong, I.P., Kim, K.C., Lee, Y.S.: Study of an In-order SMT Architecture and Grouping Schemes. International Journal of Control, Automation, and Systems\u00a01(3), 339\u2013350 (2003)","journal-title":"International Journal of Control, Automation, and Systems"},{"key":"47_CR11","unstructured":"SimpleScalar Version 4.0 Test Releases, SimpleScalarLLC, http:\/\/www.simplescalar.com\/v4test.html"},{"key":"47_CR12","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization, Austin, Texas (December 2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"47_CR13","unstructured":"ANSI\/IEEE Std 802.11-1999 Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications"},{"key":"47_CR14","unstructured":"Mamidipaka, M., Dutt, N.: eCACTI: An Enhanced Power Estimation Model for On-chip Caches, Center for Embedded Computer Systems (CECS) Technical Report TR-04-28 (September 2004)"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802167_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T06:17:04Z","timestamp":1736576224000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802167_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540366799","9783540366812"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11802167_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}