{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:34:34Z","timestamp":1725471274726},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540366799"},{"type":"electronic","value":"9783540366812"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802167_6","type":"book-chapter","created":{"date-parts":[[2006,10,5]],"date-time":"2006-10-05T15:58:29Z","timestamp":1160063909000},"page":"35-44","source":"Crossref","is-referenced-by-count":0,"title":["Power-Aware Instruction Scheduling"],"prefix":"10.1007","author":[{"given":"Tzong-Yen","family":"Lin","sequence":"first","affiliation":[]},{"given":"Rong-Guey","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"AbouGhazaleh, N., Moss\u2019e, D., Childers, B., Melhem, R.: Toward the placement of power management points in real time applications. In: Proceedings of the Workshop on Compilers and Operating Systems for Low Power (September 2001)"},{"key":"6_CR2","unstructured":"Alpha, Alpha 21264 Processor Technical Reference Manual, http:\/\/www.alpha.com"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural Level Power Analysis and Optimizations. In: International Symposium on Computer Architecture (ISCA), Vanconver, British Columbia (2000)","DOI":"10.1145\/339647.339657"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Burd, T., Brodersen, R.: Design issues for dynamic voltage scaling. In: Proceedings of 2000 International Symposium on Low Power Electronics and Design (July 2000)","DOI":"10.1145\/344166.344181"},{"key":"6_CR5","unstructured":"Hsu, C.H., Kremer, U.: Compiler-directed dynamic voltage scaling based on program regions. Technical Report DCS-TR-461, Department of Computer Science, Rutgers University (November 2001)"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Hsu, C.H., Kremer, U.: Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches. In: Workshop on Power-Aware Computer Systems (2002)","DOI":"10.1007\/3-540-36612-1_13"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Hsu, C.H., Kremer, U.: The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In: Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (June 2003)","DOI":"10.1145\/781131.781137"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Krishna, C.M., Lee, Y.-H.: Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. In: Proceedings of the 6th Real Time Technology and Applications Symposium (RTAS 2000) (May 2000)","DOI":"10.1109\/RTTAS.2000.852460"},{"key":"6_CR9","unstructured":"MachSuif: A Framework built on top of SUIF for building back-ends, http:\/\/www.eecs.harvard.edu\/~hube"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Manzak, A., Chakrabarti, C.: Variable voltage task scheduling for minimizing energy or minimizing power. In: Proceeding of the International Conference on Acoustics, Speech and Signal Processing (June 2000)","DOI":"10.1109\/ICASSP.2000.860090"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Roy, K.: Leakage Power Reduction in Low-Voltage CMOS Design. In: IEEE International Conference on Circuits and Systems, pp. 167\u2013173 (1998)","DOI":"10.1109\/ICECS.1998.814856"},{"key":"6_CR12","unstructured":"Sannella, M.J.: Constraint Satisfaction and Debugging for Interactive User Interfaces. Ph.D. Thesis, University of Washington, Seattle, WA (1994)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Shin, D., Kim, J., Lee, S.: Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Design and Test of Computers\u00a018(2) (March\/April 2001)","DOI":"10.1109\/54.914596"},{"key":"6_CR14","unstructured":"SUIF: Stanford University Intermediate Format, http:\/\/suif.stanford.edu"},{"key":"6_CR15","unstructured":"Transmeta, Crusoe TM5800 Processor Technical Reference Manual, http:\/\/transmeta.com\/"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"You, Y.-P., Lee, C., Lee, J.K.: Compilers for Leakage Power Reduction. ACM Transactions on Design Automation of Electronic Systems (accepted)","DOI":"10.1145\/1124713.1124723"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802167_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:11:57Z","timestamp":1605643917000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802167_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540366799","9783540366812"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11802167_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}