{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T06:40:22Z","timestamp":1736577622741,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540366799"},{"type":"electronic","value":"9783540366812"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802167_70","type":"book-chapter","created":{"date-parts":[[2006,10,5]],"date-time":"2006-10-05T15:58:29Z","timestamp":1160063909000},"page":"692-701","source":"Crossref","is-referenced-by-count":0,"title":["Simulation Cost Reduction Strategies for Behavioral Model Verification in Bayesian Based Stopping Rule"],"prefix":"10.1007","author":[{"given":"Kang Chul","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Gyoon","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae Hung","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok Bung","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"70_CR1","volume-title":"EMBEDDED SYSTEM DESIGN : A Unified Hardware\/ Software Introduction","author":"F. Vahid","year":"2002","unstructured":"Vahid, F., Givargis, T.: EMBEDDED SYSTEM DESIGN: A Unified Hardware\/ Software Introduction. John Wiley & Sons, Inc., Chichester (2002)"},{"key":"70_CR2","volume-title":"Principles of Testing Electronic Systems","author":"S. Mourad","year":"2000","unstructured":"Mourad, S., Zorian, Y.: Principles of Testing Electronic Systems. John Wiley & Sons, Inc., Chichester (2000)"},{"key":"70_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0302-6","volume-title":"Writing testbenches : functional verification of HDL model","author":"J. Bergerson","year":"2003","unstructured":"Bergerson, J.: Writing testbenches: functional verification of HDL model. Kluwer Academic Publishers, Dordrecht (2003)"},{"key":"70_CR4","unstructured":"Lipman, J.: Covering your HDL chip-design bets. EDN, October 22, 1998, pp. 65\u201370 (1998)"},{"key":"70_CR5","unstructured":"Barrera, B.: Code coverage analysis-essential to a safe design. Electronic Engineering, 41\u201343 (November 1998)"},{"key":"70_CR6","unstructured":"Skahill, K.: A designer\u2019s guide to VHDL design and verification. Engineering Software, 149\u2013158 (February 1996)"},{"key":"70_CR7","doi-asserted-by":"crossref","unstructured":"Von Mayrhauser, A., et al.: On choosing test criteria for behavioral level hardware design verification. In: IEEE International High Level Design Validation and Test Workshop, Berkeley, CA (2000)","DOI":"10.1109\/HLDVT.2000.889572"},{"key":"70_CR8","doi-asserted-by":"crossref","unstructured":"Hajjar, A., Chen, T.: Improving the efficiency and quality of simulation-based model verification using dynamic Bayesian criteria, Quality Electronic Design. In: Proceedings International Symposium, pp. 304\u2013309 (March 2002)","DOI":"10.1109\/ISQED.2002.996761"},{"key":"70_CR9","unstructured":"Gately, J.: Verifying a million gate processor. Integrated System Design, 19\u201324 (1997)"},{"key":"70_CR10","unstructured":"Sahinoglu, M., Von Mayrhauser, A., Hajjar, A., Chen, T., Anderson, C.: On the efficiency of a compound Poisson stopping rule for mixed strategy testing. In: IEEE Aerospace conference, Track 7 (March 1997)"},{"key":"70_CR11","doi-asserted-by":"crossref","unstructured":"Howden, W.: Confidence-based reliability and statistical coverage estimation. In: Proceedings on the international symposium on software reliability engineering, pp. 283\u2013291 (November 1997)","DOI":"10.1109\/ISSRE.1997.630877"},{"issue":"3","key":"70_CR12","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1109\/32.489081","volume":"22","author":"S. Chen","year":"1996","unstructured":"Chen, S., Mills, S.: A binary markov process model for random testing. IEEE transactions on software engineering\u00a022(3), 218\u2013223 (1996)","journal-title":"IEEE transactions on software engineering"},{"key":"70_CR13","unstructured":"Hajjar, A.F.A.: Bayesian Based Stoping Rules for Behavioral VHDL Verification. Ph. D Dissertation, Fall (2000)"},{"key":"70_CR14","doi-asserted-by":"crossref","unstructured":"Ramchandani, R., Thomas, D.: Behavioral test generation using mixed integer nonlinear programming. In: International test conference, pp. 958\u2013967 (1994)","DOI":"10.1109\/TEST.1994.528045"},{"key":"70_CR15","unstructured":"Hayek, G., Robach, C.: From specification validation to hardware testing: a unified method. In: International Test conference, pp. 885\u2013893 (1996)"},{"key":"70_CR16","doi-asserted-by":"crossref","unstructured":"Chen, T., Sahinoglu, M., Mayrhauser, A., Hajjar, A., Anderson, A.: Achieving the quality for behavioral models with minimum effort. In: 1st international symposium on quality in electronic design (March 2000)","DOI":"10.1109\/ISQED.2000.838877"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802167_70.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T06:15:39Z","timestamp":1736576139000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802167_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540366799","9783540366812"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11802167_70","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}