{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:22:01Z","timestamp":1736572921506,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540367086"},{"type":"electronic","value":"9783540368632"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802839_19","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T20:08:58Z","timestamp":1154549338000},"page":"134-145","source":"Crossref","is-referenced-by-count":3,"title":["Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES\u2019 Platform"],"prefix":"10.1007","author":[{"given":"Alex","family":"Ngouanga","sequence":"first","affiliation":[]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]},{"given":"Thierry","family":"Gil","sequence":"additional","affiliation":[]},{"given":"Andr\u00e9 Borin","family":"Suarez","sequence":"additional","affiliation":[]},{"given":"Altamiro Amadeu","family":"Susin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Lodi, et al.: A VLIW Processor With Reconfigurable Instruction Set for Embedded Application. IEEE Journal of Solid State Circuit\u00a038(11) (November 2003)","key":"19_CR1","DOI":"10.1109\/JSSC.2003.818292"},{"doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proceedings of the Design Automation Conference, Las Vegas, NV, pp. 684\u2013689 (June 2001)","key":"19_CR2","DOI":"10.1109\/DAC.2001.935594"},{"unstructured":"Moraes, F.G., Mello, A.V., de M\u00f6ller, L.H., Ost, L., Calazans, N.L.V.: A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping. In: IFIP VLSI SOC 2003, International Conference on Very Large Scale Integration, Darmstadt (2003)","key":"19_CR3"},{"key":"19_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_58","volume-title":"Field Programmable Logic and Application","author":"T. Marescaux","year":"2003","unstructured":"Marescaux, T., Mignolet, J.-Y., Bartic, A., Moffat, W., Verkest, D., Vernalde, S., Lauwereins, R.: Networks on Chip as Hardware Component of an OS for reconfigurable Systems. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778. Springer, Heidelberg (2003)"},{"doi-asserted-by":"crossref","unstructured":"Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an Operating System for Heterogeneous Reconfigurable SoC. In: 10th Reconfigurable Architectures Workshop (RAW), Nice, France (2003)","key":"19_CR5","DOI":"10.1109\/IPDPS.2003.1213320"},{"doi-asserted-by":"crossref","unstructured":"Mignonet, J.-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. Proceedings of the DATE 2003 conference, Munich, pp. 986\u2013991 (2003) ISBN 0-7695-1870-2","key":"19_CR6","DOI":"10.1109\/DATE.2003.1253733"},{"unstructured":"Nollet, V., Avasare, P., Mignolet, J.-Y., Verkest, D.: Low cost Task Migration Initiation in a Heterogenous MP-SoC. In: Proceedings of the DATE 2005 conference (2005)","key":"19_CR7"},{"doi-asserted-by":"crossref","unstructured":"Nollet, V., Marescaux, T., Verkest, D.: Operating System Controlled Network on Chip. In: DAC 2003 (2003)","key":"19_CR8","DOI":"10.1145\/996566.996637"},{"doi-asserted-by":"crossref","unstructured":"Steiger, C., Walder, H., Platzner, M.: Operating Systems for Reconfigurable Embedded Platform: Online scheduling of Real-Time Tasks. IEEE Transactions on Computers\u00a053(11) (November 2004)","key":"19_CR9","DOI":"10.1109\/TC.2004.99"},{"unstructured":"Sassatelli, G., Torres, L., Benoit, P., Gil, T., Diou, C., Cambon, G., Galy, J.: Highly Scalable Dynamically Reconfigurable SystolicRing-Architecture for DSP applications. In: IEEE DATE 2002, France (2002)","key":"19_CR10"},{"key":"19_CR11","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V. Baumgarte","year":"2003","unstructured":"Baumgarte, V., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT-XPP A Self-Reconfigurable Data Processing Architecture. The Journal of supercomputing\u00a026, 167\u2013184 (2003)","journal-title":"The Journal of supercomputing"},{"unstructured":"OMAP2420, www.ti.com","key":"19_CR12"},{"key":"19_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1007\/3-540-44614-1_65","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"E. Caspi","year":"2000","unstructured":"Caspi, E., Chu, M., Huang, R., Weaver, N., Yeh, J., Wawrzynek, J., DeHon, A.: Stream Computations Organized for Reconfigurable Execution (SCORE). In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 605\u2013614. Springer, Heidelberg (2000)"},{"key":"19_CR14","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1023\/A:1025699015398","volume":"26","author":"P. Heysters","year":"2003","unstructured":"Heysters, P., Smit, G.: A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems. The Journal of supercomputing\u00a026, 283\u2013308 (2003)","journal-title":"The Journal of supercomputing"},{"unstructured":"OCPIP specification version 2.0, Available at: http:\/\/www.ocpip.org","key":"19_CR15"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802839_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T09:06:09Z","timestamp":1736499969000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802839_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540367086","9783540368632"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11802839_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}