{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:47:30Z","timestamp":1725544050702},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540367086"},{"type":"electronic","value":"9783540368632"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802839_27","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T16:08:58Z","timestamp":1154534938000},"page":"193-198","source":"Crossref","is-referenced-by-count":0,"title":["Area\/Performance Improvement of NoC Architectures"],"prefix":"10.1007","author":[{"given":"M\u00e1rio P.","family":"V\u00e9stias","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hor\u00e1cio C.","family":"Neto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: DATE (2000)","key":"27_CR1","DOI":"10.1145\/343647.343776"},{"unstructured":"Hemani, A., et al.: Network on chip: An arquitectura for billion transistor era. In: Proceedings of the IEEE NorChip Conference (2000)","key":"27_CR2"},{"doi-asserted-by":"crossref","unstructured":"Dally, W., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of DAC (2001)","key":"27_CR3","DOI":"10.1109\/DAC.2001.935594"},{"unstructured":"Murali, S., Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architetcures. In: DATE (2004)","key":"27_CR4"},{"unstructured":"Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to a NoC architecture. In: DSD (2003)","key":"27_CR5"},{"doi-asserted-by":"crossref","unstructured":"Kreutz, M., et al.: Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures. SBCCI (2005)","key":"27_CR6","DOI":"10.1145\/1081081.1081130"},{"issue":"1","key":"27_CR7","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2005","unstructured":"Benini, L., Micheli, G.: Networks on chips: a new SoC paradigm. SBCCI Computer\u00a035(1), 70\u201378 (2005)","journal-title":"SBCCI Computer"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802839_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,20]],"date-time":"2019-04-20T09:38:20Z","timestamp":1555753100000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802839_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540367086","9783540368632"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/11802839_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}