{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:27:35Z","timestamp":1743046055870,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540367086"},{"type":"electronic","value":"9783540368632"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802839_42","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T16:08:58Z","timestamp":1154534938000},"page":"335-346","source":"Crossref","is-referenced-by-count":17,"title":["Updates on the Security of FPGAs Against Power Analysis Attacks"],"prefix":"10.1007","author":[{"given":"F. -X.","family":"Standaert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Mace","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Peeters","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. -J.","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"42_CR1","unstructured":"Barreto, P., Rijmen, V.: The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from: \n                    \n                      http:\/\/www.cosic.esat.kuleuven.ac.be\/nessie\/"},{"key":"42_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"E. Brier","year":"2004","unstructured":"Brier, E., Clavier, C., Olivier, F.: Correlation Power Analysis with a Leakage Model. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 16\u201329. Springer, Heidelberg (2004)"},{"key":"42_CR3","first-page":"4","volume-title":"The proceedings of EUROCON 2005 - The International Conference on Computer as a Tool","author":"P. Buysschaert","year":"2005","unstructured":"Buysschaert, P., De Mulder, E., \u00d6rs, S.B., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In: The proceedings of EUROCON 2005 - The International Conference on Computer as a Tool, 4 pages. IEEE, Los Alamitos (2005)"},{"key":"42_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/3-540-36400-5_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Chari","year":"2003","unstructured":"Chari, S., Rao, J., Rohatgi, P.: Template Attacks. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 13\u201328. Springer, Heidelberg (2003)"},{"key":"42_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1007\/3-540-36400-5_30","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"V. Fischer","year":"2003","unstructured":"Fischer, V., Drutarovsky, M.: True Random Number Generator Embedded in Reconfigurable Hardware. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 415\u2013430. Springer, Heidelberg (2003)"},{"key":"42_CR6","series-title":"Lecture Notes in Computer Science","first-page":"398","volume-title":"Advances in Cryptology - CRYPTO 1999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 398\u2013412. Springer, Heidelberg (1999)"},{"key":"42_CR7","unstructured":"National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (January 1977)"},{"key":"42_CR8","unstructured":"National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (November 2001)"},{"key":"42_CR9","doi-asserted-by":"crossref","unstructured":"Malkin, T.G., Standaert, F.-X., Yung, M.: A Comparative Cost\/Security Analysis of Fault Attack Countermeasures. In: The proceedings of FDTC 2005, Edinburgh, Scotland (September 2005)","DOI":"10.1007\/11889700_15"},{"key":"42_CR10","series-title":"Lecture Notes in Computer Science","first-page":"35","volume-title":"Applications of Evolutionary Computing","author":"S.B. Ors","year":"2002","unstructured":"Ors, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA \u2013 First Experimental Results. In: Cagnoni, S., Gottlieb, J., Hart, E., Middendorf, M., Raidl, G.R. (eds.) EvoIASP 2002, EvoWorkshops 2002, EvoSTIM 2002, EvoCOP 2002, and EvoPlan 2002. LNCS, vol.\u00a02279, pp. 35\u201350. Springer, Heidelberg (2002)"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Power and Electromagnetic Analysis: Improved Model, Consequences and Comparisons. Integration, the VLSI Journal (to appear) (Spring 2006)","DOI":"10.1016\/j.vlsi.2005.12.013"},{"key":"42_CR12","volume-title":"Digital Integrated Circuits","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall International, Englewood Cliffs (1996)"},{"key":"42_CR13","doi-asserted-by":"crossref","unstructured":"Shang, L., Kaviani, A., Bathala, K.: Dynamic Power Consumption in Virtex-2 FPGA Family. In: The proceedings of FPGA 2002, Monterey, California, USA, February 2002, pp. 157\u2013164 (2002)","DOI":"10.1145\/503048.503072"},{"key":"42_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1007\/978-3-540-28632-5_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"F.-X. Standaert","year":"2004","unstructured":"Standaert, F.-X., Ors, S.B., Preneel, B.: Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure? In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 30\u201344. Springer, Heidelberg (2004)"},{"key":"42_CR15","doi-asserted-by":"crossref","unstructured":"Standart, F.-X., Peeters, E., Rouvroy, G., Quisquater, J.-J.: Power Analysis Attacks and Countermeasures of Field Programmable Gate Arrays: Recent Results. In: The Proceedings of the IEEE, special issue on Cryptographic Hardware and Embedded Systems (to appear) (Spring 2006)","DOI":"10.1109\/JPROC.2005.862437"},{"key":"42_CR16","unstructured":"Tiri, K., Verbauwhede, I.: Synthesis of Secure FPGA Implementations, In: The proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp. 224-231 (June 2004)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802839_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:24:02Z","timestamp":1558272242000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802839_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540367086","9783540368632"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11802839_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}