{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:47:45Z","timestamp":1743122865952,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540367086"},{"type":"electronic","value":"9783540368632"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802839_5","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T16:08:58Z","timestamp":1154534938000},"page":"30-35","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Partial Reconfigurable FIR Filter Design"],"prefix":"10.1007","author":[{"given":"Yeong-Jae","family":"Oh","sequence":"first","affiliation":[]},{"given":"Hanho","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chong-Ho","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Mesquita, D., Moraes, F., Palma, J., Moller, L., Calazanas, N.: Remote and Partial Reconfiguration of FPGAs: tools and trends. In: International Parallel and Distributed Processing Symposium (2003)","key":"5_CR1"},{"doi-asserted-by":"crossref","unstructured":"Raghavan, A. K., Shutton, P.: JPG-A partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs. In: Proc. Of the International Parallel and Distributed Processing Symposium (2002)","key":"5_CR2","DOI":"10.1109\/IPDPS.2002.1016552"},{"unstructured":"Xilinx Inc.: XAPP 290: Two flows for Partial Reconfiguration: Module Based or Difference Based (September 2004), \n                    \n                      http:\/\/www.xilinx.com","key":"5_CR3"},{"unstructured":"Xilinx Inc.: Development System Reference Guide, \n                    \n                      http:\/\/www.xilinx.com","key":"5_CR4"},{"key":"5_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04613-5","volume-title":"Digital Signal Processing with Field Programmable Gate Arrays","author":"U. Meyer-Baese","year":"2001","unstructured":"Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. Springer, Heidelberg (2001)"},{"unstructured":"Xilinx: Managing Partial Dynamic Reconfiguration in Virtex-II Pro FPGAs. Xcell Journal, Xilinx, Fall (2004)","key":"5_CR6"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802839_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:23:30Z","timestamp":1558272210000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802839_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540367086","9783540368632"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/11802839_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}