{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:41:01Z","timestamp":1742913661796,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540367086"},{"type":"electronic","value":"9783540368632"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11802839_7","type":"book-chapter","created":{"date-parts":[[2006,8,2]],"date-time":"2006-08-02T20:08:58Z","timestamp":1154549338000},"page":"46-51","source":"Crossref","is-referenced-by-count":1,"title":["Towards an Optimal Implementation of MLP in FPGA"],"prefix":"10.1007","author":[{"given":"E. M.","family":"Ortigosa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ca\u00f1as","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rodr\u00edguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"D\u00edaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1007\/978-3-540-45234-8_120","volume-title":"Field Programmable Logic and Application","author":"J. Zhu","year":"2003","unstructured":"Zhu, J., Sutton, P.: FPGA Implementations of Neural Networks \u2013 a Survey of a Decade of Progress. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 1062\u20131066. Springer, Heidelberg (2003)"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Zhu, J., Milne, G., Gunther, B.: Towards an FPGA Based Reconf. Comp. Environment for N. N. Impl. In: Proc. 9th Intl.Conf. on ANN, vol.\u00a02, pp. 661\u2013667 (1999)","DOI":"10.1049\/cp:19991186"},{"key":"7_CR3","first-page":"679","volume-title":"ACM Symp. on Appl. Comp.","author":"R.A. Gon\u00e7alves","year":"2003","unstructured":"Gon\u00e7alves, R.A., Moraes, P.A.: ARCHITECT-R: A System for Reconfig. Robots Design. In: ACM Symp. on Appl. Comp., pp. 679\u2013683. ACM Press, New York (2003)"},{"key":"7_CR4","volume-title":"The Handbook of Brain Theory and Neural Networks","author":"D. Hammerstrom","year":"2003","unstructured":"Hammerstrom, D.: Digital VLSI for Neural Networks. In: Arbib, M. (ed.) The Handbook of Brain Theory and Neural Networks, 2nd edn. MIT Press, Cambridge (2003)","edition":"2"},{"key":"7_CR5","volume-title":"FPGA Implementations of Neural Networks","author":"C. Gao","year":"2005","unstructured":"Gao, C., Hammerstrom, D., Zhu, S., Butts, M.: FPGA implementation of very large associative memories. In: Omondi, A.R., Rajapakse, J.C. (eds.) FPGA Implementations of Neural Networks. Springer, Heidelberg (2005)"},{"key":"7_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1007\/3-540-44869-1_12","volume-title":"Artificial Neural Nets. Problem Solving Methods","author":"A. Ca\u00f1as","year":"2003","unstructured":"Ca\u00f1as, A., Ortigosa, E.M., D\u00edaz, A., Ortega, J.: XMLP: A Feed-Forward Neural Network with two-dimensional Layers and Partial Connectivity. In: Mira, J., \u00c1lvarez, J.R. (eds.) IWANN 2003. LNCS, vol.\u00a02687, pp. 89\u201396. Springer, Heidelberg (2003)"},{"issue":"9","key":"7_CR7","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1109\/5.58323","volume":"78","author":"B. Widrow","year":"1990","unstructured":"Widrow, B., Lehr, M.: 30 years of adaptive neural networks: Perceptro, Madaline and Backpropagation. Proc. of the IEEE\u00a078(9), 1415\u20131442 (1990)","journal-title":"Proc. of the IEEE"},{"key":"7_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/3-540-44869-1_1","volume-title":"Artificial Neural Nets. Problem Solving Methods","author":"E.M. Ortigosa","year":"2003","unstructured":"Ortigosa, E.M., Ca\u00f1as, A., Ros, E., Carrillo, R.R.: FPGA implementation of a perceptron-like N. N. for embedded applications. In: Mira, J., \u00c1lvarez, J.R. (eds.) IWANN 2003. LNCS, vol.\u00a02687, pp. 1\u20138. Springer, Heidelberg (2003)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Waibel, A., Hanazawa, T., Hinton, G., Shikano, K., Lang, K.: Phoneme Recognition Using T-D N.N. IEEE T. on Ac., Sp. and Sig. Proc.\u00a037(3) (1989)","DOI":"10.1109\/29.21701"},{"key":"7_CR10","unstructured":"Celoxica: Technical Library, http:\/\/www.celoxica.com\/techlib\/"},{"key":"7_CR11","unstructured":"Xilinx, http:\/\/www.xilinx.com\/"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11802839_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T09:06:09Z","timestamp":1736499969000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11802839_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540367086","9783540368632"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11802839_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}