{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:55:14Z","timestamp":1725468914111},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540368502"},{"type":"electronic","value":"9783540368519"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11807964_87","type":"book-chapter","created":{"date-parts":[[2006,8,25]],"date-time":"2006-08-25T14:14:24Z","timestamp":1156515264000},"page":"868-878","source":"Crossref","is-referenced-by-count":0,"title":["Co-optimization of Performance and Power in a Superscalar Processor Design"],"prefix":"10.1007","author":[{"given":"Yongxin","family":"Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u015etefan","family":"Andrei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"87_CR1","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1007\/3-540-45716-X_17","volume-title":"Proc. of the 12th Int\u2019l Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation","author":"F.A. Aloul","year":"2002","unstructured":"Aloul, F.A., Hassoun, S., Sakallah, K.A., Blaauw, D.: Robust sat-based search algorithm for leakage power reduction. In: Proc. of the 12th Int\u2019l Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, pp. 167\u2013177. Springer, Heidelberg (2002)"},{"key":"87_CR2","doi-asserted-by":"crossref","unstructured":"Bergamaschi, R.N., Wang, Y.W.: State-based power analysis for systems-on-chip. In: Proc. of the 40th Int\u2019l Design Automation Conference (DAC-40), June 2003, pp. 638\u2013641 (2003)","DOI":"10.1145\/775832.775992"},{"issue":"6","key":"87_CR3","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/40.888701","volume":"20","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Bose, P., Schuster, S., Jacobson, H., Kudva, P., Buyuktosunoglu, A., Wellman, J., Zyuban, V., Gupta, M., Cook, P.: Power-aware microachitecture: Design and modeling challenges for next-generation microprocessors. Micro. IEEE\u00a020(6), 26\u201344 (2000)","journal-title":"Micro. IEEE"},{"key":"87_CR4","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1145\/339647.339657","volume-title":"Proc. of 27th Ann. Int\u2019l Symp. Computer Architecture (ISCA)","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of 27th Ann. Int\u2019l Symp. Computer Architecture (ISCA), pp. 83\u201394. IEEE Computer Society Process, Los Alamitos, California (2000)"},{"key":"87_CR5","unstructured":"Cai, G., Lim, C.: Architectural level power\/performance optimization and dynamic power estimation. In: Cool Chips Tutorial Colocated with the 32nd Annual IEEE\/ACM Int\u2019l Symp. on Microarchitecture (MICRO-32) (November 1999)"},{"issue":"2","key":"87_CR6","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/92.831433","volume":"8","author":"T. Conte","year":"2000","unstructured":"Conte, T., Menezes, K., Sathaye, S., Toburen, M.: System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a08(2), 129\u2013137 (2000)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"6","key":"87_CR7","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TVLSI.2002.808436","volume":"10","author":"K. Khouri","year":"2002","unstructured":"Khouri, K., Jha, N.: Leakage power analysis and reduction during behavioral synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a010(6), 876\u2013885 (2002)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"87_CR8","doi-asserted-by":"crossref","unstructured":"Moreshet, T., Bahar, R.I.: Power-aware issue queue design for speculative instructions. In: Proc. of the 40th Int\u2019l Design Automation Conference (DAC-40), June 2003, pp. 634\u2013637 (2003)","DOI":"10.1145\/775832.775991"},{"key":"87_CR9","doi-asserted-by":"crossref","unstructured":"Noonburg, D., Shen, J.: Theoretical modeling of superscalar processor performance. In: Proc. of 27th Annual IEEE\/ACM Int\u2019l Symposium on Microarchitecture (MICRO-27), pp. 53\u201362 (1994)","DOI":"10.1145\/192724.192730"},{"issue":"6","key":"87_CR10","first-page":"1036","volume":"E81A","author":"Y. Pyun","year":"1998","unstructured":"Pyun, Y., Park, C., Choi, S.: The effect of instruction window on the performance of superscalar processors. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences\u00a0E81A(6), 1036\u20131044 (1998)","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences"},{"key":"87_CR11","doi-asserted-by":"crossref","unstructured":"Srinivasan, V., Brooks, D., Gschwind, M., Bose, P., Zyuban, V., Strenski, P.N., Sylvester, P.G.E.: Optimizing pipelines for power and performance. In: Proc. of MICRO-35, pp. 333\u2013344 (November 2002)","DOI":"10.1109\/MICRO.2002.1176261"},{"issue":"3","key":"87_CR12","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1080\/1065514021000012273","volume":"15","author":"J. Sulstyo","year":"2002","unstructured":"Sulstyo, J., Ha, D.S.: A new characterization method for delay and power dissipation of standard library cells. VLSI Design\u00a015(3), 667\u2013678 (2002)","journal-title":"VLSI Design"},{"key":"87_CR13","unstructured":"Sylvester, D., Jiang, W., Keutzer, K.: Bacpac - Berkeley Advanced Chip Performance Calculator (1998), Available online. \n                    \n                      http:\/\/www.eecs.umich.edu\/dennis\/bacpac\/"},{"key":"87_CR14","doi-asserted-by":"crossref","unstructured":"Sylvester, D., Keutzer, K.: Getting to the bottom of deep submicron. In: Proc. of Int\u2019l Conference on CAD, pp. 203\u2013211 (November 1998)","DOI":"10.1145\/288548.288614"},{"key":"87_CR15","unstructured":"Zhu, Y., Wong, W.: Sensitivity analysis of a superscalar processor model. In: Proc. of the 7th Asia-Pacific Computer Systems Architectures Conference, Melbourne, Australia, pp. 109\u2013118 (January 2002)"},{"key":"87_CR16","doi-asserted-by":"crossref","unstructured":"Zhu, Y., Wong, W., Andrei, S.: An integrated performance and power model for superscalar processor designs. In: Proc. of IEEE Asia South Pacific Design Automation Conference (ASP-DAC) 2005, Shanghai, China, pp. 948\u2013951 (2005)","DOI":"10.1145\/1120725.1120764"},{"key":"87_CR17","doi-asserted-by":"crossref","unstructured":"Zhu, Y., Wong, W., Koh, C.: A performance and power co-optimization approach for modern processors. In: Proc. of 5th Int\u2019l Conference on Computer and Information Technology (CIT) 2005, Shanghai, China, pp. 822\u2013828 (2005)","DOI":"10.1109\/CIT.2005.34"}],"container-title":["Lecture Notes in Computer Science","Emerging Directions in Embedded and Ubiquitous Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11807964_87.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:26:27Z","timestamp":1619508387000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11807964_87"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540368502","9783540368519"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11807964_87","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}