{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:42:04Z","timestamp":1736538124412,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540377832"},{"type":"electronic","value":"9783540377849"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11823285_31","type":"book-chapter","created":{"date-parts":[[2006,9,5]],"date-time":"2006-09-05T18:04:04Z","timestamp":1157479444000},"page":"299-310","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Code Generation for STA Architecture"],"prefix":"10.1007","author":[{"given":"J.","family":"Guo","sequence":"first","affiliation":[]},{"given":"T.","family":"Limberg","sequence":"additional","affiliation":[]},{"given":"E.","family":"Matus","sequence":"additional","affiliation":[]},{"given":"B.","family":"Mennenga","sequence":"additional","affiliation":[]},{"given":"R.","family":"Klemm","sequence":"additional","affiliation":[]},{"given":"G.","family":"Fettweis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"Wilken, K., Liu, J., Heffernan, M.: Optimal Instruction Scheduling Using Integer Programming. In: Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, pp. 121\u2013133 (2000)","DOI":"10.1145\/358438.349318"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Kailas, K., Ebcioglu, K., Agrawala, A.: CARS: A New Code Generation Framework for Clustered ILP Processors. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p. 133","DOI":"10.1109\/HPCA.2001.903258"},{"key":"31_CR3","volume-title":"Computer Architecture, a Quantitative Approach","author":"J. Hennessy","year":"1996","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture, a Quantitative Approach, 2nd edn. Morgan Kaufmann Publishers, Inc., San Francisco (1996)","edition":"2"},{"key":"31_CR4","unstructured":"Kong, T., Wilken, K.: Precise Register Allocation for Irregular Architectures. In: Proceedings of the 31st annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"31_CR5","unstructured":"K\u00e4stner, D.: Retargetable Postpass Optimisation by Integer Linear Programming. PHD Thesis, Universit\u00e4t des Saarlandes, Germany (Oktober 2000)"},{"key":"31_CR6","series-title":"Lecture Notes in Computer Science","first-page":"126","volume-title":"Computer Systems: Architectures, Modeling, and Simulation","author":"G. Cichon","year":"2004","unstructured":"Cichon, G., Robelly, P., Seidel, H., Matus, E., Bronzel, M., Fettweis, G.: Synchronous Transfer Architecture (STA). In: Pimentel, A.D., Vassiliadis, S. (eds.) SAMOS 2004. LNCS, vol.\u00a03133, pp. 126\u2013130. Springer, Heidelberg (2004)"},{"key":"31_CR7","volume-title":"Advanced Compiler Design Implementation","author":"S.S. Muchnick","year":"1997","unstructured":"Muchnick, S.S.: Advanced Compiler Design Implementation. Morgan Kaufmann, San Francisco (1997)"},{"key":"31_CR8","volume-title":"Compilers, Principles, Techniques and Tools","author":"A.V. Aho","year":"1985","unstructured":"Aho, A.V., Sethi, R., Ullman, J.D.: Compilers, Principles, Techniques and Tools. Addison-Wesley, Redding (1985)"},{"key":"31_CR9","unstructured":"Cichon, G., Robelly, P., Seidel, H., Bronzel, M., Fettweis, G.: SAMIRA: A SIMD-DSP Architecture targeted to the Matlab source language. In: GSPx 2004, USA, July 2004, pp. 27\u201330 (2004)"},{"key":"31_CR10","unstructured":"Robelly, P., Cichon, G., Seidel, H., Fettweis, G.: Automatic code generation for SIMD DSP architectures: An algebraic approach. In: PARELEC 2004, September 07-10, 2004, Dresden, Germany (2004)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2006 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11823285_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:26:37Z","timestamp":1736537197000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11823285_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540377832","9783540377849"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11823285_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}