{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:42:20Z","timestamp":1736538140084,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540377832"},{"type":"electronic","value":"9783540377849"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11823285_51","type":"book-chapter","created":{"date-parts":[[2006,9,5]],"date-time":"2006-09-05T18:04:04Z","timestamp":1157479444000},"page":"495-505","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions"],"prefix":"10.1007","author":[{"given":"J. M.","family":"Colmenar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Garnica","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Lanchares","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. I.","family":"Hidalgo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Mi\u00f1ana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Lopez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"51_CR1","doi-asserted-by":"crossref","unstructured":"Kearney, D.: Theoretical Limits on the Data Dependent Performance on Asynchronous Circuits. In: Proc. of Intl. Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 201\u2013207 (1999)","DOI":"10.1109\/ASYNC.1999.761534"},{"key":"51_CR2","doi-asserted-by":"crossref","unstructured":"Martin, A.J., Lines, A., Manohar, R., Nystroem, M., Penzes, P., Southworth, R., Cummings, U.: The Design of an Asynchronous MIPS R3000 Microprocessor. In: Adv. Research in VLSI, pp. 164\u2013181 (1997)","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"51_CR3","doi-asserted-by":"crossref","unstructured":"Arvind, D.K., Mullins, R.D.: A Fully Asynchronous Superscalar Architecture. In: Proc. of the 1999 Intl. Conf. on Parallel Architectures and Compilation Techniques, pp. 17\u201322. I.\u00a0C.\u00a0S. Press (1999)","DOI":"10.1109\/PACT.1999.807401"},{"key":"51_CR4","doi-asserted-by":"crossref","unstructured":"Garside, J.D., Bainbridge, W.J., Bardsley, A., Clark, D.M., Edwards, D.A., Furber, S.B., Liu, J., Lloyd, D.W., Mohammadi, S., Pepper, J.S., Petlin, O., Temple, S., Woods, J.V.: AMULET3i - An Asynchronous System-on-Chip. In: Proc. of the 6th Intl. Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2000, pp. 162\u2013175. I.\u00a0C.\u00a0S. Press (2000)","DOI":"10.1109\/ASYNC.2000.836999"},{"key":"51_CR5","doi-asserted-by":"crossref","unstructured":"Zhang, Q., Theodoropoulos, G.: Modelling SAMIPS: a Synthesisable Asynchronous MIPS Processor. In: Proc. of the 37th Annual Simulation Symposium, April 2004, pp. 205\u2013212 (2004)","DOI":"10.1109\/SIMSYM.2004.1299484"},{"key":"51_CR6","unstructured":"Chien, C., Franklin, M.A., Pan, T., Prabhu, P.: ARAS: Asynchronous RISC Architecture Simulator. In: Proc. of the 2nd Working Conference on Asynchronous Design Methodologies (ASYNC 1995) (1995)"},{"key":"51_CR7","unstructured":"Rebello, V.: On the Distribution of Control in Asynchronous Processor Architectures. PhD thesis (1997)"},{"key":"51_CR8","doi-asserted-by":"crossref","unstructured":"Austin, T.M., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer Journal\u00a035(2) (2002)","DOI":"10.1109\/2.982917"},{"key":"51_CR9","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.621211","volume":"17","author":"D. Sima","year":"1997","unstructured":"Sima, D.: Superscalar Instruction Issue. IEEE Micro\u00a017, 28\u201339 (1997)","journal-title":"IEEE Micro"},{"key":"51_CR10","unstructured":"Cheng, F.: Practical Design and Performance Evaluation of Completion Detection Circuits. In: Proc. of the Intl. Conf. on Computer Design, pp. 354\u2013359. I.\u00a0C.\u00a0S. Press (1998)"},{"key":"51_CR11","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1007\/BF00464358","volume":"1","author":"A.J. Martin","year":"1992","unstructured":"Martin, A.J.: Asynchronous Datapaths and the Design of an Asynchornous Adder. Formal Methods in System Design\u00a01, 119\u2013137 (1992)","journal-title":"Formal Methods in System Design"},{"issue":"4","key":"51_CR12","doi-asserted-by":"publisher","first-page":"939","DOI":"10.1109\/78.80917","volume":"39","author":"T.H.-Y. Meng","year":"1991","unstructured":"Meng, T.H.-Y., Brodersen, R.W., Messerschmitt, D.G.: Asynchronous Design for Programmable Digital Signal Processors. IEEE Trans. on Signal Processing\u00a039(4), 939\u2013952 (1991)","journal-title":"IEEE Trans. on Signal Processing"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2006 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11823285_51","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:26:22Z","timestamp":1736537182000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11823285_51"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540377832","9783540377849"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11823285_51","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}