{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:11:18Z","timestamp":1725469878158},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540377832"},{"type":"electronic","value":"9783540377849"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11823285_69","type":"book-chapter","created":{"date-parts":[[2006,9,5]],"date-time":"2006-09-05T18:04:04Z","timestamp":1157479444000},"page":"666-675","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Tying Memory Management to Parallel Programming Models"],"prefix":"10.1007","author":[{"given":"Ioannis E.","family":"Venetis","sequence":"first","affiliation":[]},{"given":"Theodore S.","family":"Papatheodorou","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"69_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, S. Margherita Ligure, Italy, pp. 392\u2013403 (1995)","DOI":"10.1145\/225830.224449"},{"issue":"1","key":"69_CR2","first-page":"4","volume":"6","author":"D.T. Marr","year":"2002","unstructured":"Marr, D.T., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A., Upton, M.: Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal\u00a06(1), 4\u201315 (2002)","journal-title":"Intel Technology Journal"},{"issue":"3","key":"69_CR3","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1109\/71.86103","volume":"2","author":"E. Mohr","year":"1991","unstructured":"Mohr, E., Kranz, D.A.: Lazy Task Creation: A Technique for Increasing the Granularity of Parallel Programs. IEEE Transactions on Parallel and Distributed Systems\u00a02(3), 264\u2013280 (1991)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"1","key":"69_CR4","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1006\/jpdc.1996.0104","volume":"37","author":"S.C. Goldstein","year":"1996","unstructured":"Goldstein, S.C., Schauser, K.E., Culler, D.E.: Lazy Threads: Implementing a Fast Parallel Call. Journal of Parallel and Distributed Computing\u00a037(1), 5\u201320 (1996)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"69_CR5","doi-asserted-by":"crossref","unstructured":"von Behren, R., Condit, J., Zhou, F., Necula, G., Brewer, E.: Capriccio: Scalable Threads for Internet Services. In: Proceedings of the 19th Symposium on Operating System Principles, Bolton Landing, New York, pp. 268\u2013281 (2003)","DOI":"10.1145\/1165389.945471"},{"key":"69_CR6","doi-asserted-by":"crossref","unstructured":"Taura, K., Tabata, K., Yonezawa, A.: Stackthreads\/MP: Integrating Futures into Calling Standards. Technical Report TR 99-01, University of Tokyo (1999)","DOI":"10.1145\/301104.301110"},{"key":"69_CR7","unstructured":"del Cuvillo, J., Zhu, W., Hu, Z., Gao, G.R.: TiNy Threads: a Thread Virtual Machine for the Cyclops64 Cellular Architecture. In: Proceedings of the 5th Workshop on Massively Parallel Processing, Denver, Colorado (2005)"},{"key":"69_CR8","unstructured":"Venetis, I.E., Papatheodorou, T.S.: A Time and Memory Efficient Implementation of the Nano-Threads Programming Model. Technical Report HPCLAB-TR-210106, High Performance Information Systems Laboratory (2006)"},{"key":"69_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"644","DOI":"10.1007\/BFb0024761","volume-title":"Euro-Par \u201996 - Parallel Processing","author":"X. Martorell","year":"1996","unstructured":"Martorell, X., Labarta, J., Navarro, N., Ayguade, E.: A Library Implementation of the Nano-Threads Programming Model. In: Fraigniaud, P., Mignotte, A., Boug\u00e9, L., Robert, Y. (eds.) Euro-Par 1996. LNCS, vol.\u00a01123, pp. 644\u2013649. Springer, Heidelberg (1996)"},{"key":"69_CR10","unstructured":"Polychronopoulos, C., Bitar, N., Kleiman, S.: Nanothreads: A User-Level Threads Architecture. Technical Report 1297, CSRD, University of Illinois at Urbana-Champaign (1993)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2006 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11823285_69","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:28:26Z","timestamp":1587342506000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11823285_69"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540377832","9783540377849"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11823285_69","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}