{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:11:25Z","timestamp":1725469885306},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540377832"},{"type":"electronic","value":"9783540377849"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11823285_80","type":"book-chapter","created":{"date-parts":[[2006,9,5]],"date-time":"2006-09-05T14:04:04Z","timestamp":1157465044000},"page":"765-776","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Supporting Reconfigurable Parallel Multimedia Applications"],"prefix":"10.1007","author":[{"given":"Maik","family":"Nijhuis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Herbert","family":"Bos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henri E.","family":"Bal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4\/5","key":"80_CR1","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"J.A. Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the Cell multiprocessor. IBM Journal of Research and Development\u00a049(4\/5), 589 (2005)","journal-title":"IBM Journal of Research and Development"},{"key":"80_CR2","unstructured":"Intel Corporation: Network processors (2006), \n                    \n                      http:\/\/www.intel.com"},{"key":"80_CR3","volume-title":"Domain-Specific Processors","author":"P. Stravers","year":"2003","unstructured":"Stravers, P., Hoogerbrugge, J.: Single chip multiprocessing for consumer electronics. In: Bhattacharyya (ed.) Domain-Specific Processors, Marcel Dekker, New York (2003)"},{"issue":"3","key":"80_CR4","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/4434.708258","volume":"6","author":"H.E. Bal","year":"1998","unstructured":"Bal, H.E., Haines, M.: Approaches for integrating task and data parallelism. IEEE Concurrency\u00a06(3), 74\u201384 (1998)","journal-title":"IEEE Concurrency"},{"key":"80_CR5","unstructured":"Gonz\u00e1lez-Escribano, A., van Gemund, A.J.: An XML structured representation for nested-parallel programming languages. In: Proc. CPC, Chiemsee, pp. 149\u2013160 (2004)"},{"key":"80_CR6","doi-asserted-by":"crossref","unstructured":"Lee, E.A., Parks, T.M.: Dataflow process networks. In: Proc. of the IEEE, pp. 773\u2013799 (1995)","DOI":"10.1109\/5.381846"},{"key":"80_CR7","doi-asserted-by":"crossref","unstructured":"van Nieuwpoort, R.V., Kielmann, T., Bal, H.E.: Efficient load balancing for wide-area divide-and-conquer applications. In: Proc. PPoPP 2001, Snowbird, UT (2001)","DOI":"10.1145\/379539.379563"},{"key":"80_CR8","doi-asserted-by":"crossref","unstructured":"Varbanescu, A.L., Sips, H., van Gemund, A.: PAM-SoC: A toolchain for predicting MPSoC performance. In: Proc. EuroPAR 2006, Dresden (2006)","DOI":"10.1007\/11823285_12"},{"issue":"3","key":"80_CR9","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/2.825699","volume":"33","author":"R. Ommering van","year":"2000","unstructured":"van Ommering, R., van der Linden, F., Kramer, J., Magee, J.: The Koala component model for consumer electronics software. Computer\u00a033(3), 78\u201385 (2000)","journal-title":"Computer"},{"key":"80_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1007\/3-540-45937-5_14","volume-title":"Compiler Construction","author":"W. Thies","year":"2002","unstructured":"Thies, W., Karczmarek, M., Amarasinghe, S.P.: StreamIt: A language for streaming applications. In: Horspool, R.N. (ed.) CC 2002 and ETAPS 2002. LNCS, vol.\u00a02304, pp. 179\u2013196. Springer, Heidelberg (2002)"},{"key":"80_CR11","doi-asserted-by":"crossref","unstructured":"Ramachandran, U., Nikhil, R.S., Harel, N., Rehg, J.M., Knobe, K.: Space-time memory: A parallel programming abstraction for interactive multimedia applications. In: Proc. PPoPP 1999, Atlanta, Georgia, pp. 183\u2013192 (1999)","DOI":"10.1145\/329366.301121"},{"issue":"2","key":"80_CR12","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/76.388062","volume":"5","author":"V. Bove","year":"1995","unstructured":"Bove, V., Watlington, J.: Cheops: A reconfigurable data-flow system for video processing. IEEE Trans. on Circuits and Systems for Video Technology\u00a05(2), 140\u2013149 (1995)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"80_CR13","unstructured":"Serebrin, B., Owens, J.D., Chen, C.H., Crago, S.P., Kapasi, U.J., Khailany, B., Mattson, P., Namkoong, J., Rixner, S., Dally, W.D.: A stream processor development platform. In: Proc. 20th International Conference on Computer Design, Freiburg, Germany (2002)"},{"key":"80_CR14","doi-asserted-by":"crossref","unstructured":"van der Wolf, P., de Kock, E., Henriksson, T., Kruijtzer, W., Essink, G.: Design and programming of embedded multiprocessors: an interface-centric approach. In: Proc. CODES+ISSS, pp. 206\u2013217 (2004)","DOI":"10.1145\/1016720.1016771"},{"key":"80_CR15","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1109\/DAC.2000.855344","volume-title":"Proc. 37th Design Automation Conference","author":"E.A. Kock de","year":"2000","unstructured":"de Kock, E.A., Smits, W.J.M., van der Wolf, P., Brunel, J.Y., Kruijtzer, W.M., Lieverse, P., Vissers, K.A., Essink, G.: Yapi: application modeling for signal processing systems. In: Proc. 37th Design Automation Conference, pp. 402\u2013405. ACM Press, New York (2000)"},{"issue":"3","key":"80_CR16","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1023\/A:1019782306621","volume":"7","author":"A. Nieuwland","year":"2002","unstructured":"Nieuwland, A., Kang, J., Gangwal, O.P., Sethuraman, R., Bus\u00e1, N., Goossens, K., Llopis, R.P., Lippens, P.: C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. Design Automation for Embedded Systems\u00a07(3), 233\u2013270 (2002)","journal-title":"Design Automation for Embedded Systems"},{"key":"80_CR17","first-page":"471","volume-title":"Information processing, Stockholm, Sweden","author":"G. Kahn","year":"1974","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Rosenfeld, J.L. (ed.) Information processing, Stockholm, Sweden, pp. 471\u2013475. North-Holland, Amsterdam (1974)"},{"key":"80_CR18","unstructured":"Caarls, W., Jonker, P., Corporaal, H.: Skeletons and asynchronous RPC for embedded data- and task parallel image processing. In: Proc. MVA2005, Tokyo, pp. 384\u2013387 (2005)"},{"key":"80_CR19","unstructured":"Cole, M.I.: Algorithmic Skeletons: Structured Management of Parallel Computation. MIT Press & Pitman (1989)"},{"key":"80_CR20","doi-asserted-by":"crossref","unstructured":"Moore, M.S., Sztipanovitz, J., Karsai, G., Nichols, J.: A model-integrated program synthesis environment for parallel\/real-time image processing. In: Proc. Par. Dist. Methods for Image Processing, pp. 31\u201345 (1997)","DOI":"10.1117\/12.279633"},{"key":"80_CR21","unstructured":"Tanguay, D., Gelb, D., Baker, H.H.: Nizza: A framework for developing real-time streaming multimedia applications. Technical Report HPL-2004-132, HP Labs, Palo Alto (2004)"},{"key":"80_CR22","unstructured":"Shah, N., Plishker, W., Keutzer, K.: NP-Click: A programming model for the Intel IXP1200. In: Proc. NP-2 conjunction with HPCA-9, Anaheim, California (2003)"},{"key":"80_CR23","unstructured":"Memik, G., Mangione-Smith, W.: Nepal: A framework for efficiently structuring applications for network processors. In: Proc. NP-2 in conjunction with HPCA-9, Anaheim, California (2003)"},{"key":"80_CR24","first-page":"224","volume-title":"Proc. ACM SIGPLAN PLDI","author":"M.K. Chen","year":"2005","unstructured":"Chen, M.K., Li, X.F., Lian, R., Lin, J.H., Liu, L., Liu, T., Ju, R.: Shangri-La: achieving high performance from compiled network applications while enabling ease of programming. In: Proc. ACM SIGPLAN PLDI, pp. 224\u2013236. ACM Press, New York (2005)"},{"key":"80_CR25","unstructured":"Ramaswamy, R., Weng, N., Wolf, T.: Application analysis and resource mapping for heterogeneous network processor architectures. In: Proc. NP-3 in conjunction with HPCA-10, Madrid, Spain, pp. 103\u2013119 (2004)"},{"key":"80_CR26","unstructured":"Campbell, A.T., Chou, S.T., Kounavis, M.E., Stachtos, V.D., Vincente, J.: Netbind: A binding tool for constructing data paths in network processor-based routers. In: Proc. IEEE OPENARCH, New York, (2002)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2006 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11823285_80","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,19]],"date-time":"2020-04-19T20:21:01Z","timestamp":1587327661000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11823285_80"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540377832","9783540377849"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/11823285_80","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}