{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:47:04Z","timestamp":1742381224865},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540377832"},{"type":"electronic","value":"9783540377849"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11823285_93","type":"book-chapter","created":{"date-parts":[[2006,9,5]],"date-time":"2006-09-05T18:04:04Z","timestamp":1157479444000},"page":"884-895","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Towards a Cost-Effective Interconnection Network Architecture with QoS and Congestion Management Support"],"prefix":"10.1007","author":[{"given":"A.","family":"Mart\u00ednez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. J.","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. J.","family":"Alfaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. L.","family":"S\u00e1nchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Flich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. J.","family":"Quiles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"93_CR1","doi-asserted-by":"crossref","unstructured":"Minkenberg, C., Abel, F., Gusat, M., Luijten, R.P., Denzel, W.: Current issues in packet switch design. In: ACM SIGCOMM Computer Communication Review (2003)","DOI":"10.1145\/774763.774782"},{"key":"93_CR2","unstructured":"Mart\u00ednez, A., Alfaro, F.J., S\u00e1nchez, J.L., Duato, J.: Providing full QoS support in clusters using only two VCs at the switches. In: Proceedings of the 12th International Conference on High Performance Computing (HiPC) (2005), Available at \n                    \n                      http:\/\/www.i3a.uclm.es\/documentos\/2\/congresos\/Congreso2_134_HiPC05.pdf"},{"key":"93_CR3","unstructured":"Duato, J., Johnson, I., Flich, J., Naven, F., Garc\u00eda, P., Nachiondo, T.: A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. In: Proceedings of the 11th Symposium on High Performance Computer Architecture (HPCA) (2005)"},{"key":"93_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1007\/11587514_18","volume-title":"High Performance Embedded Architectures and Compilers","author":"P. Garc\u00eda","year":"2005","unstructured":"Garc\u00eda, P., Flich, J., Duato, J., Johnson, I., Quiles, F., Naven, F.: Dynamic evolution of congestion trees: Analysis and impact on switch architecture. In: Conte, T., Navarro, N., Hwu, W.-m.W., Valero, M., Ungerer, T. (eds.) HiPEAC 2005. LNCS, vol.\u00a03793, pp. 266\u2013285. Springer, Heidelberg (2005)"},{"key":"93_CR5","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1109\/71.372775","volume":"6","author":"M. Wang","year":"1995","unstructured":"Wang, M., Siegel, H.J., Nichols, M.A., Abraham, S.: Using a multipath network for reducing the effects of hot spots. IEEE Transactions on Parallel and Distributed Systems\u00a06, 252\u2013268 (1995)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"93_CR6","unstructured":"Thottetodi, M., Lebeck, A., Mukherjee, S.: Self-tuned congestion control for multiprocessor networks. In: Proc. of 7th. Int. Symp. on High Performance Computer Architecture (2001)"},{"key":"93_CR7","unstructured":"Dally, W., Carvey, P., Dennison, L.: Architecture of the Avici terabit switch\/router. In: Proceedings of the 6th Symposium on Hot Interconnects (1998)"},{"key":"93_CR8","doi-asserted-by":"crossref","unstructured":"Tamir, Y., Frazier, G.: Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Transactions on Computers\u00a041 (1992)","DOI":"10.1109\/12.144624"},{"key":"93_CR9","unstructured":"Smai, A., Thorelli, L.: Global reactive congestion control in multicomputer networks. In: Proc. 5th Int. Conference on High Performance Computing (1998)"},{"key":"93_CR10","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1145\/161541.161736","volume":"11","author":"T. Anderson","year":"1993","unstructured":"Anderson, T., Owicki, S., Saxe, J., Thacker, C.: High-speed switch scheduling for local-area networks. ACM Transactions on Computer Systems\u00a011, 319\u2013352 (1993)","journal-title":"ACM Transactions on Computer Systems"},{"key":"93_CR11","unstructured":"Advanced Switching Interconnect Special Interest Group: Advanced Switching Core Architecture Specification. Revision 1.1 (2005)"},{"key":"93_CR12","unstructured":"InfiniBand Trade Association: InfiniBand architecture specification volume 1. Release 1.0 (2000)"},{"key":"93_CR13","unstructured":"Chrysos, N., Katevenis, M.: Multiple priorities in a two-lane buffered crossbar. In: Proceedings of the IEEE Globecom 2004 Conference (2004)"},{"key":"93_CR14","unstructured":"Simos, D.: Design of a 32x32 variable-packet-size buffered crossbar switch chip. Technical Report FORTH-ICS\/TR-339, Inst. of Computer Science, FORTH (2004), \n                    \n                      http:\/\/archvlsi.ics.forth.gr\/bufxbar\/"},{"key":"93_CR15","unstructured":"Virtual Silicon\u00a0Technology, Inc.: eSi-RAM\/2Ptm Two-port register file SRAM. Data Sheet (2004)"},{"key":"93_CR16","volume-title":"The art of computer system performance analysis: techniques for experimental design, measurement, simulation and modeling","author":"R. Jain","year":"1991","unstructured":"Jain, R.: The art of computer system performance analysis: techniques for experimental design, measurement, simulation and modeling. John Wiley and Sons, Inc., Chichester (1991)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2006 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11823285_93","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:21:34Z","timestamp":1587342094000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11823285_93"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540377832","9783540377849"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11823285_93","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}