{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T03:06:25Z","timestamp":1743131185948,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540389903"},{"type":"electronic","value":"9783540389910"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11844297_43","type":"book-chapter","created":{"date-parts":[[2006,10,5]],"date-time":"2006-10-05T18:55:37Z","timestamp":1160074537000},"page":"423-432","source":"Crossref","is-referenced-by-count":0,"title":["Automatic Test Pattern Generation with BOA"],"prefix":"10.1007","author":[{"given":"Tiziana","family":"Gravagnoli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pier Luca","family":"Lanzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"43_CR1","unstructured":"Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital systems testing and testable design. Computer Science Press (1990)"},{"key":"43_CR2","doi-asserted-by":"crossref","unstructured":"Brglez, F., Bryant, D., Kozminski, K.: Combinational profiles of sequential benchmark circuits. In: Proc. International Symposium on Circuits Systems, pp. 1929\u20131934 (1989)","DOI":"10.1109\/ISCAS.1989.100747"},{"issue":"3","key":"43_CR3","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/TC.1978.1675071","volume":"C-27","author":"C.W. Cha","year":"1978","unstructured":"Cha, C.W., Donath, W.E., Ozguner, F.: 9-v algorithm for test pattern generation of combinational digital circuits. IEEE Transactions on Electronic Computers\u00a0C-27(3), 193\u2013200 (1978)","journal-title":"IEEE Transactions on Electronic Computers"},{"issue":"8","key":"43_CR4","doi-asserted-by":"publisher","first-page":"991","DOI":"10.1109\/43.511578","volume":"15","author":"F. Corno","year":"1996","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., Reorda, M.S.: Gatto: A genetic algorithm for automatic test pattern generation for large synchronous sequential sircuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems\u00a015(8), 991\u20131000 (1996)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"43_CR5","doi-asserted-by":"crossref","unstructured":"Giani, A., Sheng, S., Hsiao, M.S., Agrawal, V.: Efficient spectral techniques for sequential atpg. In: Proc. IEEE Design Automation and Test in Europe Conf., March 2001, pp. 204\u2013208 (2001)","DOI":"10.1109\/DATE.2001.915025"},{"key":"43_CR6","unstructured":"Gravagnoli, T.: Test generation based on probabilistic model building genetic algorithms and spectral analysis. Master\u2019s thesis, Master thesis supervisor: Prof. Pier Luca Lanzi (April 2006)"},{"key":"43_CR7","doi-asserted-by":"crossref","unstructured":"Guo, R., Pomeranz, I., Reddy, S.M.: Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration. In: Proc. Design Automation and Test in Europe, pp. 583\u2013587 (1998)","DOI":"10.1109\/DATE.1998.655917"},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"Hsiao, M.S., Rudnick, E.M., Patel, J.H.: Sequential circuit test generation using dynamic state traversal. In: Proc. European Design and Test Conference, March 1996, pp. 22\u201328 (1996)","DOI":"10.1109\/EDTC.1997.582325"},{"key":"43_CR9","doi-asserted-by":"crossref","unstructured":"Lee, H.K., Ha, D.S.: Hope: An efficient parallel fault simulator for synchronous sequential circuits. In: Proc. 29th Design Automation Conf., June 1992, pp. 336\u2013340 (1992)","DOI":"10.1109\/DAC.1992.227782"},{"key":"43_CR10","doi-asserted-by":"crossref","unstructured":"Niermann, T., Patel, J.H.: Hitec: A test generator package for sequential circuits. In: Proc. European Design Automation Conf., pp. 214\u2013218 (1991)","DOI":"10.1109\/EDAC.1991.206393"},{"key":"43_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"352","DOI":"10.1007\/978-3-540-30217-9_36","volume-title":"Parallel Problem Solving from Nature - PPSN VIII","author":"J. Ocenasek","year":"2004","unstructured":"Ocenasek, J., Kern, S., Hansen, N., Koumoutsakos, P.: A mixed bayesian optimization algorithm with variance adaptation. In: Yao, X., Burke, E.K., Lozano, J.A., Smith, J., Merelo-Guerv\u00f3s, J.J., Bullinaria, J.A., Rowe, J.E., Ti\u0148o, P., Kab\u00e1n, A., Schwefel, H.-P. (eds.) PPSN 2004. LNCS, vol.\u00a03242, pp. 352\u2013361. Springer, Heidelberg (2004)"},{"key":"43_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/b10910","volume-title":"Hierarchical Bayesian Optimization Algorithm","author":"M. Pelikan","year":"2005","unstructured":"Pelikan, M.: Hierarchical Bayesian Optimization Algorithm. Springer, Berlin (2005)"},{"key":"43_CR13","unstructured":"Pelikan, M., Goldberg, D.E., Sastry, K.: Bayesian optimization algorithm, decision graphs, and occam\u2019s razor. In: Proceedings of the Genetic and Evolutionary Computation Conference, pp. 519\u2013526 (2001); Also IlliGAL Report No. 2000020"},{"key":"43_CR14","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, S.M.: Vector restoration based static compaction of test sequences for synchronous sequential circuits. In: Proc. Int. Conf. Computer Design, pp. 360\u2013365 (1997)","DOI":"10.1109\/ICCD.1997.628895"},{"issue":"4","key":"43_CR15","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"J.P. Roth","year":"1996","unstructured":"Roth, J.P.: Diagnosis of automata failures: a calculus and a method. IBM Journal of Research and Development\u00a010(4), 278\u2013291 (1996)","journal-title":"IBM Journal of Research and Development"}],"container-title":["Lecture Notes in Computer Science","Parallel Problem Solving from Nature - PPSN IX"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/11844297_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T07:11:29Z","timestamp":1736579489000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/11844297_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540389903","9783540389910"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11844297_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}