{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:30Z","timestamp":1725470190438},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_1","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"1-11","source":"Crossref","is-referenced-by-count":1,"title":["Design of Parallel Implementations by Means of Abstract Dynamic Critical Path Based Profiling of Complex Sequential Algorithms"],"prefix":"10.1007","author":[{"given":"Anatoly","family":"Prihozhy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mlynek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Juarez, E., Mattavelli, M., Mlynek, D.: A System-on-a-chip for MPEG-4 Multimedia Stream Processing and Communication. In: IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, May 28-31 (2000)","DOI":"10.1109\/ISCAS.2000.856154"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Cho, Y., Choi, K., Zergainoh, N.-E., Jerraya, A.A.: Scheduler Implementation in MP SoC Design. In: Asia South Pacific Design Automation Conference, Shangai, China (2005)","DOI":"10.1145\/1120725.1120793"},{"key":"1_CR3","first-page":"557","volume":"43","author":"R. Gupta","year":"1997","unstructured":"Gupta, R., De Micheli, G.: Constrained Software Synthesis for Embedded Applications. EUROMICRO Journal\u00a043, 557\u2013586 (1997)","journal-title":"EUROMICRO Journal"},{"issue":"7","key":"1_CR4","doi-asserted-by":"publisher","first-page":"909","DOI":"10.1109\/43.293948","volume":"13","author":"L. Liu","year":"1994","unstructured":"Liu, L., Du, D., Chen, H.-C.: An Efficient Parallel Critical Path Algorithm. IEEE Trans. on Computer Aided Design\u00a013(7), 909\u2013919 (1994)","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"1_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1007\/978-3-540-39762-5_63","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"A. Prihozhy","year":"2003","unstructured":"Prihozhy, A., Mattavelli, M., Mlynek, D.: Data Dependences Critical Path Evaluation at C\/C++ System Level Description. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 569\u2013579. Springer, Heidelberg (2003)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Prihozhy, A., Mattavelli, M., Mlynek, D.: Evaluation of Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path. IEEE Trans. on Circuit and Systems for Video Technology\u00a015(5) (May 2005)","DOI":"10.1109\/TCSVT.2005.846427"},{"issue":"3","key":"1_CR7","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1109\/90.929848","volume":"9","author":"P. Barford","year":"2001","unstructured":"Barford, P., Crovella, M.: Critical Path Analysis of TCP Transactions. IEEE\/ACM Transactions on Networking\u00a09(3), 238\u2013248 (2001)","journal-title":"IEEE\/ACM Transactions on Networking"},{"issue":"7","key":"1_CR8","doi-asserted-by":"publisher","first-page":"1063","DOI":"10.1109\/43.238043","volume":"12","author":"L. Lucke","year":"1993","unstructured":"Lucke, L., Parhi, K.: Data-Flow Transformations for Critical Path Time Reduction in High-Level DSP Synthesis. IEEE Trans. on Computer Aided Design\u00a012(7), 1063\u20131068 (1993)","journal-title":"IEEE Trans. on Computer Aided Design"},{"issue":"10","key":"1_CR9","doi-asserted-by":"publisher","first-page":"1029","DOI":"10.1109\/71.730530","volume":"9","author":"J. Hollingsworth","year":"1998","unstructured":"Hollingsworth, J.: Critical Path Profiling of Message Passing and Shared-Memory Programs. IEEE Trans. on Parallel and Distr. Systems\u00a09(10), 1029\u20131040 (1998)","journal-title":"IEEE Trans. on Parallel and Distr. Systems"},{"key":"1_CR10","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/978-1-4757-3281-8_12","volume-title":"System-on-Chip Methodologies and Design Languages","author":"A. Prihozhy","year":"2001","unstructured":"Prihozhy, A.: High-Level Synthesis through Transforming VHDL Models. In: System-on-Chip Methodologies and Design Languages, pp. 135\u2013146. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Prihozhy, A.: Net Scheduling in High-Level Synthesis. IEEE Design & Test of Computers, 24\u201333 (spring, 1996)","DOI":"10.1109\/54.485780"},{"key":"1_CR12","first-page":"211","volume-title":"Parallel Computing in Electrical Engineering","author":"A. Prihozhy","year":"2002","unstructured":"Prihozhy, A., Mlynek, D., Solomennik, M., Mattavelli, M.: Techniques for Optimization of Net Algorithms. In: Parallel Computing in Electrical Engineering, pp. 211\u2013216. IEEE CS Press, Los Alamitos (2002)"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Ravasi, M., Mattavelli, M.: High Abstraction Level Complexity Analysis and Memory Architecture Simulations for Multimedia Algorithms. IEEE Trans. on Circuits and Systems for Video Technology\u00a015(5) (May 2005)","DOI":"10.1109\/TCSVT.2005.846414"},{"issue":"3","key":"1_CR14","doi-asserted-by":"publisher","first-page":"760","DOI":"10.1109\/30.713192","volume":"44","author":"M. Mattavelli","year":"1998","unstructured":"Mattavelli, M., Brunetton, S.: Implementing Real-Time Video Decoding on Multimedia Processors by Complexity Prediction Techniques. IEEE Trans. Consumer Electron.\u00a044(3), 760\u2013767 (1998)","journal-title":"IEEE Trans. Consumer Electron."},{"key":"1_CR15","unstructured":"Prihozhy, A., Mattavelli, M., Mlynek, D.: Analyses of Critical Path and Parallelization Potential of MPEG-4 Reference Software, Technical Report, Swiss Federal Institute of Technology, LTS3, No D108, 60 p. (September 2004)"},{"key":"1_CR16","unstructured":"ISO\/IEC, Information technology \u2013 Coding of audio visual objects \u2013 Part 2 Visual, ISO\/IEC International Standard 14496-2 (MPEG-4)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:41:55Z","timestamp":1605642115000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11847083_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}