{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:56Z","timestamp":1725470216884},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_10","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T09:54:06Z","timestamp":1157536446000},"page":"95-106","source":"Crossref","is-referenced-by-count":1,"title":["SRAM CP: A Charge Recycling Design Schema for SRAM"],"prefix":"10.1007","author":[{"given":"Ka-Ming","family":"Keung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhilesh","family":"Tyagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1007\/978-3-540-39762-5_36","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"V. Manne","year":"2003","unstructured":"Manne, V., Tyagi, A.: An Adiabatic Charge Pump Based Charge Recycling Design Style. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 299\u2013308. Springer, Heidelberg (2003)"},{"key":"10_CR2","unstructured":"Pylarinos, L.: Charge Pumps: An Overview. In: Rogers Sr., E.S. (ed.) Department of Electrical and Computer Engineering, University of Toronto"},{"issue":"6","key":"10_CR3","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/JSSC.1976.1050739","volume":"11","author":"J. Dickson","year":"1976","unstructured":"Dickson, J.: On-chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique. IEEE Journal of Solid-State Circuits\u00a011(6), 374\u2013378 (1976)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10_CR4","unstructured":"International Technology Roadmap for Semiconductors, 2003 Edition (2004 Update), Executive Summary, URL: \n                    \n                      http:\/\/public.itrs.net"},{"key":"10_CR5","unstructured":"Berkeley Predictive Technology Model, URL: \n                    \n                      http:\/\/www-device.eecs.berkeley.edu\n                    \n                    \n                  ; Now known as Predictive Technology Model, URL: \n                    \n                      http:\/\/www.eas.asu.edu\/~ptm"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Star-HSPICE 2001.4 Avant! Corporation","DOI":"10.1016\/S1471-3918(01)80060-5"},{"key":"10_CR7","unstructured":"Hp-Compaq Corporation"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Sciences Department Technical report #1342. University of Wisconsin-Madison (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"10_CR9","unstructured":"Standard Performance Evaluation Corporation, URL: \n                    \n                      http:\/\/www.specbench.org\/osg\/cpu2000\/"},{"key":"10_CR10","unstructured":"NEC Electronics eDRAM Process Advantages, URL: \n                    \n                      http:\/\/www.necel.com\/process\/en\/edramprocess.html"},{"key":"10_CR11","unstructured":"Wilton, S.J.E., Jouppi, N.P.: An Enhanced Access and Cycle Time Model for On-Chip Caches. WRL Research Technical Report 93\/5 (July 1994)"},{"key":"10_CR12","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2000","unstructured":"Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design. John Wiley & Sons, INC., Chichester (2000)"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling. In: Proceedings of 40th Design Automation Conference (DAC 2003), pp. 169\u2013174 (2003)","DOI":"10.1145\/775876.775877"},{"key":"10_CR14","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufman, CA (2003)"},{"key":"10_CR15","volume-title":"Digital Integrated Circuits","author":"J. Rabey","year":"2003","unstructured":"Rabey, J., Chandrakasan, A., Nikoli\u0107, B.: Digital Integrated Circuits. Prentice Hall, Englewood Cliffs (2003)"},{"key":"10_CR16","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1109\/ISCA.2002.1003572","volume-title":"Proceedings of 29th Annual International Symposium on Computer Architecture","author":"K. Flautner","year":"2002","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proceedings of 29th Annual International Symposium on Computer Architecture, pp. 148\u2013157. IEEE CS Press, Los Alamitos (2002)"},{"key":"10_CR17","unstructured":"Gomathisankaran, M., Tyagi, A.: WARM Sram: A novel scheme to reduce leakage energy in SRAM Arrays. In: ISVLSI 2004 (2004)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:14:27Z","timestamp":1558271667000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11847083_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}