{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:43Z","timestamp":1725470203468},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_13","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"127-136","source":"Crossref","is-referenced-by-count":2,"title":["Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations"],"prefix":"10.1007","author":[{"given":"Bart R.","family":"Zeydel","sequence":"first","affiliation":[]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","volume-title":"IEEE Adv. Research in VLSI","author":"R.F. Sproull","year":"1991","unstructured":"Sproull, R.F., Sutherland, I.E.: Logical Effort: Designing for Speed on the Back of an Envelop. In: Sequin, C. (ed.) IEEE Adv. Research in VLSI. MIT Press, Cambridge (1991)"},{"key":"13_CR2","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"I.E. Sutherland","year":"1999","unstructured":"Sutherland, I.E., Sproull, R.F., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publisher, San Francisco (1999c)"},{"key":"13_CR3","unstructured":"Horowitz, M.: Timing Models for MOS Circuits, PhD Thesis, Stanford University (December 1983)"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Strenski, P.N.: Balancing Hardware Intensity in Microprocessor Pipelines. IBM Journal of Research and Development\u00a047(5\/6) (2003)","DOI":"10.1147\/rd.475.0585"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Zeydel, B.R., Kluter, T.T.J.H., Oklobdzija, V.G.: Efficient Energy-Delay Mapping of Addition Recurrence Algorithms in CMOS. In: International Symposium on Computer Arithmetic, ARITH-17, Cape Cod, Massachusetts, USA, June 27-29 (2005)","DOI":"10.1109\/ARITH.2005.19"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Dao, H.Q., Zeydel, B.R., Oklobdzija, V.G.: Energy Optimization of Pipelined Digital Systems Using Circuit Sizing and Supply Scaling. IEEE Transaction on VLSI Systems (to appear, 2006)","DOI":"10.1109\/TVLSI.2005.863760"},{"issue":"6","key":"13_CR7","doi-asserted-by":"publisher","first-page":"899","DOI":"10.1287\/opre.1050.0254","volume":"53","author":"S. Boyd","year":"2005","unstructured":"Boyd, S., Kim, S.-J., Patil, D., Horowitz, M.: Digital Circuit Sizing via Geometric Programming. Operations Research\u00a053(6), 899\u2013932 (2005)","journal-title":"Operations Research"},{"key":"13_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1007\/978-3-540-39762-5_46","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"H.Q. Dao","year":"2003","unstructured":"Dao, H.Q., Zeydel, B.R., Oklobdzija, V.G.: Energy optimization of high-performance circuits. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 399\u2013408. Springer, Heidelberg (2003)"},{"key":"13_CR9","unstructured":"Gelsinger, P.: GigaScale Integration for Teraops Performance \u2013 Challenges, Opportunities, and New Frontiers. 41st DAC Keynote (June 2004)"},{"key":"13_CR10","volume-title":"Timing","author":"S. Sapatnekar","year":"2004","unstructured":"Sapatnekar, S.: Timing. Kluwer Academic Publishers, Boston (2004)"},{"issue":"6","key":"13_CR11","doi-asserted-by":"publisher","first-page":"754","DOI":"10.1109\/TVLSI.2005.848819","volume":"13","author":"V.G. Oklobdzija","year":"2005","unstructured":"Oklobdzija, V.G., Zeydel, B.R., Dao, H.Q., Mathew, S., Krishnamurthy, R.: Comparison of High-Performance VLSI Adders in Energy-Delay Space. IEEE Transaction on VLSI Systems\u00a013(6), 754\u2013758 (2005)","journal-title":"IEEE Transaction on VLSI Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:18:32Z","timestamp":1619507912000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11847083_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}