{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:59Z","timestamp":1725470219521},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_14","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"137-147","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Adaptive Bias Amplifier for a Large Supply-Range Linear Voltage Regulator"],"prefix":"10.1007","author":[{"given":"Stefan","family":"Cserveny","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1109\/JSSC.2003.822773","volume":"39","author":"G. Patounakis","year":"2004","unstructured":"Patounakis, G., Li, Y.W., Shepard, K.: A Fully Integrated On-Chip DC-DC Conversion and Power Management System. IEEE J. Solid-State Circuits\u00a039, 443\u2013451 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR2","doi-asserted-by":"publisher","first-page":"933","DOI":"10.1109\/JSSC.2004.842831","volume":"40","author":"P. Hazucha","year":"2005","unstructured":"Hazucha, P., Karnik, T., Bloechel, B.A., Parsons, C., Finan, D., Borkar, S.: Area-Efficient Linear Regulator with Ultra-Fast Load Regulation. IEEE J. Solid-State Circuits\u00a040, 933\u2013940 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR3","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/JSSC.2005.843602","volume":"40","author":"X. Fan","year":"2005","unstructured":"Fan, X., Mishra, C., Sanchez-Sinencio, E.: Single Miller Capacitor Frequency Compensation Technique for Low-Power Multistage Amplifiers. IEEE J. Solid-State Circuits\u00a040, 584\u2013592 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1007\/11556930_21","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J.-F. Perotto","year":"2005","unstructured":"Perotto, J.-F., Cserveny, S.: Power Management for Low-Power Battery Operated Portable Systems Using Current-Mode Techniques. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 197\u2013206. Springer, Heidelberg (2005)"},{"key":"14_CR5","doi-asserted-by":"publisher","first-page":"1041","DOI":"10.1109\/TCSI.2004.829239","volume":"51","author":"C. Chava","year":"2004","unstructured":"Chava, C., Silva-Martinez, J.: A Frequency Compensation Scheme for LDO Voltage Regulators. IEEE Trans. Circuits and Systems-I\u00a051, 1041\u20131050 (2004)","journal-title":"IEEE Trans. Circuits and Systems-I"},{"key":"14_CR6","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/4.654935","volume":"33","author":"G. Rincon-Mora","year":"1998","unstructured":"Rincon-Mora, G., Allen, P.: A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator. IEEE J. Solid-State Circuits\u00a033, 36\u201344 (1998)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR7","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/JSSC.1982.1051769","volume":"17","author":"M. Degrauwe","year":"1982","unstructured":"Degrauwe, M., Rijmenants, J., Vittoz, E., DeMan, H.: Adaptive Biasing CMOS Amplifiers. IEEE J. Solid-State Circuits\u00a017, 522\u2013528 (1982)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR8","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/JSSC.2002.807396","volume":"38","author":"V. Balan","year":"2003","unstructured":"Balan, V.: A Low-Voltage Regulator Circuit with Self-Bias to Improve Accuracy. IEEE J. Solid-State Circuits\u00a038, 365\u2013368 (2003)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:18:33Z","timestamp":1619507913000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/11847083_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}