{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T19:05:59Z","timestamp":1757703959201},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_15","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"148-156","source":"Crossref","is-referenced-by-count":5,"title":["Circuit Sizing and Supply-Voltage Selection for Low-Power Digital Circuit Design"],"prefix":"10.1007","author":[{"given":"Milena","family":"Vratonjic","sequence":"first","affiliation":[]},{"given":"Bart R.","family":"Zeydel","sequence":"additional","affiliation":[]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"9","key":"15_CR1","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"B.H. Calhoun","year":"2005","unstructured":"Calhoun, B.H., Wang, A., Chandrakasan, A.: Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits. IEEE Journal of Solid-State Circuits\u00a040(9), 1778\u20131786 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Strenski, P.N.: Balancing Hardware Intensity in Microprocessor Pipelines. IBM Journal of Research and Development\u00a047(5\/6) (2003)","DOI":"10.1147\/rd.475.0585"},{"issue":"2","key":"15_CR3","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/TVLSI.2005.863760","volume":"14","author":"H.Q. Dao","year":"2006","unstructured":"Dao, H.Q., Zeydel, B.R., Oklobdzija, V.G.: Energy Optimization of Pipelined Digital Systems Using Circuit Sizing and Supply Scaling. IEEE Transactions on VLSI Systems\u00a014(2), 122\u2013134 (2006)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"15_CR4","unstructured":"Vratonjic, M., Zeydel, B.R., Oklobdzija, V.G.: Low- and Ultra Low-Power Arithmetic Units: Design and Comparison. In: Proceedings of the International Conference on Computer Design, ICCD, San Jose, California, October 2-5 (2005)"},{"issue":"5","key":"15_CR5","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1109\/JSSC.2003.810056","volume":"38","author":"S. Mathew","year":"2003","unstructured":"Mathew, S., et al.: A 4GHz 130nm Address Generation Unit with 32-bit Sparse-Tree Adder Core. IEEE Journal of Solid-State Circuits\u00a038(5), 689\u2013695 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V.G., Barnes, E.R.: Some Optimal Schemes for ALU Implementation in VLSI Technology. In: Proceedings of the Symposium on Comp. Arithmetic, pp. 2\u20138 (June 1985)","DOI":"10.1109\/ARITH.1985.6158969"},{"key":"15_CR7","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"D. Harris","year":"1999","unstructured":"Harris, D., Sproull, R.F., Sutherland, I.E.: Logical Effort: Designing Fast CMOS Circuits. M. Kaufmann, San Francisco (1999)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:14:18Z","timestamp":1558286058000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/11847083_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}