{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:30Z","timestamp":1725470190851},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_16","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"157-168","source":"Crossref","is-referenced-by-count":2,"title":["Power Modeling of a NoC Based Design for High Speed Telecommunication Systems"],"prefix":"10.1007","author":[{"given":"Philippe","family":"Grosse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Durand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Feautrier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Kaiser, S., et al.: 4G MC-CDMA Multi Antenna SoC for Radio Enhancements. IST summit Lyon (June 2004)"},{"key":"16_CR2","unstructured":"Durand, Y., et al.: FAUST: On chip distributed Architecture for a 4G Baseband Modem SoC, IP-SOC Grenoble (2005)"},{"key":"16_CR3","unstructured":"Clermidy, F., et al.: A NoC based communication framework for seamless IP integration in Complex Systems, IP-SOC Grenoble (2005)"},{"key":"16_CR4","unstructured":"Lee, Y.-H., Krishna, C.M.: Voltage-Clock Scaling for Low Energy Consumption in Real Time Embedded Systems. In: Proceedings of the Real-Time Computing Systems and Applications Conference IEEE (December 1999)"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Jejurika, R., Gupta, R.: Dynamic Voltage Scaling for Systemwide Energy Minimization in real time embedded Systems. In: ISLPED IEEE, Newport beach (2004)","DOI":"10.1145\/1013235.1013261"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Khouri, K.S.: Leakage Power Analysis and Reduction During Behavioral Synthesis. IEEE Transactions on VLSI systems (December 2002)","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"16_CR7","unstructured":"Synopsys, Prime Power, website: \n                    \n                      http:\/\/www.synopsys.com\/products\/power\/"},{"key":"16_CR8","unstructured":"Berkeley University, The Ptolemy Project, website: \n                    \n                      http:\/\/ptolemy.eecs.berkeley.edu\/"},{"key":"16_CR9","unstructured":"Easy project team, The EASY project design story 4, Easy Project IST (2004)"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Sinha, A., Chandrakasan, A.: JouleTrack A web based Tool for Software energy Profiling. In: DAC IEEE (June 2001)","DOI":"10.1145\/378239.378467"},{"key":"16_CR11","unstructured":"Liu, D., Svensson, C.: Power Consumption Estimation in CMOS VLSI Chips. IEEE Journal of Solid State Circuits (June 1994)"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Simunic, T., et al.: Cycle Accurate Simulation of Energy Consumption in Embedded Systems. In: DAC IEEE, New Orleans (1999)","DOI":"10.1145\/309847.310090"},{"key":"16_CR13","unstructured":"Chillet, D.: Basse consommation dans les syst\u00e8mes embarqu\u00e9s, Roscoff-Ecole th\u00e9matique (avril 2003)"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Tiwari, V., et al.: Power analysis of Embedded Software: A first Step Towards Software Power Minimization. Transactions on VLSI systems IEEE (December 1994)","DOI":"10.1109\/92.335012"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Gupta, R.: Formals Methods for Dynamic Power Management. In: ICCAD IEEE (November 2003)","DOI":"10.1109\/ICCAD.2003.159778"},{"key":"16_CR16","unstructured":"Kim, W., et al.: Performance Comparison of Dynamic Voltage Scaling Algorithms for Hard Real Time Sytems. In: Proceedings of the Real-Time Computing Systems and Applications Conference IEEE (2002)"},{"key":"16_CR17","unstructured":"CADENCE CAD Tools, SoC Encounter design tools, website: \n                    \n                      http:\/\/www.cadence.com\/products\/digital_ic\/soc_encounter\/index.asp"},{"key":"16_CR18","unstructured":"Pascal, V., Edith, B.: Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture. In: Proceedings of the ASYNC Conference IEEE, Grenoble (2006)"},{"key":"16_CR19","unstructured":"Romain, L., et al.: Performance evaluation of a NoC based design for MC-CDMA Telecommunication using NS2. In: Proceedings of the RSP Conference IEEE, Montreal (2005)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:14:15Z","timestamp":1558286055000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11847083_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}