{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:17:01Z","timestamp":1725470221579},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_18","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"181-190","source":"Crossref","is-referenced-by-count":0,"title":["Estimation of Power Reduction by On-Chip Transmission Line for 45nm Technology"],"prefix":"10.1007","author":[{"given":"Kenichi","family":"Okada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takumi","family":"Uezono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuya","family":"Masu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Ito, H., Inoue, J., Gomi, S., Sugita, H., Okada, K., Masu, K.: On-Chip transmission line for long global interconnects. In: IEEE International Electron Devices Meeting Technical Digest, San Francisco, CA, pp. 677\u2013680 (2004)","DOI":"10.1109\/IEDM.2004.1419258"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Gomi, S., Nakamura, K., Ito, H., Okada, K., Masu, K.: Differential transmission line interconnect for high speed and low power global wiring. In: Proceedings of IEEE Custom Integrated Circuits Conference, Orlando, FL, pp. 325\u2013328 (2004)","DOI":"10.1109\/CICC.2004.1358811"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Ito, H., Sugita, H., Okada, K., Masu, K.: 4 Gbps on-chip interconnection using differential transmission line. In: Proceedings of IEEE Asian Solid-State Circuits Conference, Hsinchu, Taiwan, pp. 417\u2013420 (2005)","DOI":"10.1109\/ASSCC.2005.251754"},{"key":"18_CR4","first-page":"942","volume":"E87-C","author":"H. Ito","year":"2004","unstructured":"Ito, H., Nakamura, K., Okada, K., Masu, K.: High density differential transmission line structure on Si ULSI. IEICE Transaction on Electronics\u00a0E87-C, 942\u2013948 (2004)","journal-title":"IEICE Transaction on Electronics"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Uezono, T., Inoue, J., Kyogoku, T., Okada, K., Masu, K.: Prediction of delay time for future LSI using On-Chip transmission line interconnects. In: Proceedings of IEEE International Workshop on System Level Interconnect Prediction, San Francisco, CA, pp. 7\u201312 (2005)","DOI":"10.1145\/1053355.1053359"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Inoue, J., Ito, H., Gomi, S., Kyogoku, T., Uezono, T., Okada, K., Masu, K.: Evaluation of On-Chip transmission line interconnect using wire length distribution. In: Proceedings of IEEE\/ACM Asia and South Pacific Design Automation Conference, Shanghai, China, pp. 133\u2013138 (2005)","DOI":"10.1145\/1120725.1120789"},{"key":"18_CR7","doi-asserted-by":"publisher","first-page":"580","DOI":"10.1109\/16.661219","volume":"45","author":"J.A. Davis","year":"1998","unstructured":"Davis, J.A., De, V.K., Meindl, J.D.: A stochastic wire length distribution for gigascale integration (GSI): Part I: Derivation and validation. IEEE Transactions on Electron Devices\u00a045, 580\u2013589 (1998)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"18_CR8","volume-title":"Circuits, Intreconnections, and Packaging for VLSI","author":"H.B. Bakoglu","year":"1990","unstructured":"Bakoglu, H.B.: Circuits, Intreconnections, and Packaging for VLSI. Addison-Wesley, Reading (1990)"},{"key":"18_CR9","volume-title":"Interconnect Analysis and Synthesis","author":"C.K. Cheng","year":"2000","unstructured":"Cheng, C.K., Lillis, J., Lin, S., Chang, N.: Interconnect Analysis and Synthesis. A Wiley-Interscience Publication, Chichester (2000)"},{"key":"18_CR10","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/T-ED.1983.21093","volume":"ED-30","author":"T. Sakurai","year":"1983","unstructured":"Sakurai, T., Tamaru, K.: Simple formulas for two- and three-dimensional capacitances. TED\u00a0ED-30, 183\u2013185 (1983)","journal-title":"TED"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:41:57Z","timestamp":1605642117000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11847083_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}