{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:27Z","timestamp":1736539827426,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_2","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"12-23","source":"Crossref","is-referenced-by-count":7,"title":["Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction- and Data-Level Parallelism"],"prefix":"10.1007","author":[{"given":"Daniele Paolo","family":"Scarpazza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"Philips Research, Philips SiliconHive Avispa Accelerator, http:\/\/www.siliconhive.com"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Laurereins, R.: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Proc. of FPL (2003)","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"2_CR3","unstructured":"Lin, Y., Harel, Y., Woh, M., Baron, N., Lee, H., Mahlke, S., Mudge, T., Flautner, K.: A system solution for high-performance, low-power SDR. In: SDR Forum (2005)"},{"key":"2_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1007\/11587514_3","volume-title":"High Performance Embedded Architectures and Compilers","author":"H.-S. Lee","year":"2005","unstructured":"Lee, H.-S., Lin, Y., Harel, Y., Woh, M., Mahlke, S.A., Mudge, T.N., Flautner, K.: Software defined radio \u2013 A high performance embedded challenge. In: Conte, T., Navarro, N., Hwu, W.-m.W., Valero, M., Ungerer, T. (eds.) HiPEAC 2005. LNCS, vol.\u00a03793, pp. 6\u201326. Springer, Heidelberg (2005)"},{"key":"2_CR5","unstructured":"Berkel, K.V., Heinle, F., Meuwissen, P., Moerman, K., Weiss, M.: Vector processing as an enabler for software-defined radio in handsets from 3G+WLAN onwards. In: Proc. Software Defined Radio Tech. Conf., pp. 125\u2013130 (2004)"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Alverson, R., Callahan, D., Cummings, D., Koblenz, B., Porterfield, A., Smith, B.: The Tera computer system. In: Proc. Intl. Conf. on Supercomputing, pp. 1\u20136 (1990)","DOI":"10.1145\/255129.255132"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proc. ISCA, pp. 392\u2013403 (1995)","DOI":"10.1145\/225830.224449"},{"issue":"2","key":"2_CR8","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MM.2003.1196115","volume":"23","author":"D. Koufaty","year":"2003","unstructured":"Koufaty, D., Marr, D.T.: Hyperthreading technology in the netburst microarchitecture. IEEE Micro\u00a023(2), 56\u201365 (2003)","journal-title":"IEEE Micro"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Li, Y., Brooks, D., Hu, Z., Skadron, K., Bose, P.: Understanding the energy efficiency of simultaneous multithreading. In: Proc. ISLPED, pp. 44\u201349 (2004)","DOI":"10.1145\/1013235.1013251"},{"key":"2_CR10","unstructured":"van der Horst, M., van Berkel, K., Lukkien, J., Mak, R.: Recursive filtering on a vector DSP with linear speedup. In: Proc. ASAP, pp. 23\u201325 (2005)"},{"key":"2_CR11","volume-title":"Modeling, Verification and Exploration of Task-level Concurrency in Real-time Embedded Systems","author":"F. Thoen","year":"1999","unstructured":"Thoen, F., Catthoor, F.: Modeling, Verification and Exploration of Task-level Concurrency in Real-time Embedded Systems. Kluwer Academic Publishing, Dordrecht (1999)"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Ma, Z., Catthoor, F., Vounckx, J.: Hierarchical task scheduler for interleaving subtasks on heterogeneous multiprocessor platforms. In: Proc. ASP-DAC (2005)","DOI":"10.1145\/1120725.1120765"},{"key":"2_CR13","unstructured":"Ma, Z.: Interleaved sub-task scheduling on multi-processor SoC. PhD thesis, Katholieke Universiteit Leuven (2006)"},{"key":"2_CR14","unstructured":"Parssinen, A.: System design for multi-standard radios. In: Proc. ISSCC (2006)"},{"key":"2_CR15","unstructured":"Sasanka, R.: Energy Efficient Support for All levels of Parallelism for Complex Media Applications. PhD thesis, University of Illinois at Urbana-Champaign (2005)"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Hirata, H., Kimura, K., Nagamine, S., Mochizuki, Y., Nishimura, A., Nakase, Y., Nishizawa, T.: An elementary processor architecture with simultaneous instruction issuing from multiple threads. In: Proc. ISCA, pp. 136\u2013145 (1992)","DOI":"10.1145\/146628.139710"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Seng, J.S., Tullsen, D.M., Cai, G.Z.: Power-sensitive multithreaded architecture. In: Proc. ICCD, pp. 199\u2013208 (2000)","DOI":"10.1109\/ICCD.2000.878286"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Corbal, J., Espasa, R., Valero, M.: DLP+TLP processors for the next generation of media workloads. In: Proc. HPCA, pp. 219\u2013228 (2001)","DOI":"10.1109\/HPCA.2001.903265"},{"issue":"5","key":"2_CR19","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1145\/263326.263382","volume":"15","author":"J. Lo","year":"1997","unstructured":"Lo, J., Eggers, S., Emer, J., Levy, H., Stamm, R., Tullsen, D.: Converting thread-level parallelism into instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems\u00a015(5), 322\u2013354 (1997)","journal-title":"ACM Transactions on Computer Systems"},{"key":"2_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"192","DOI":"10.1007\/3-540-45307-5_17","volume-title":"High Performance Computing - HiPC 2001","author":"E. \u00d6zer","year":"2001","unstructured":"\u00d6zer, E., Conte, T.M., Sharma, S.: Weld: A multithreading technique towards latency-tolerant VLIW processors. In: Monien, B., Prasanna, V.K., Vajapeyam, S. (eds.) HiPC 2001. LNCS, vol.\u00a02228, pp. 192\u2013203. Springer, Heidelberg (2001)"},{"key":"2_CR21","unstructured":"Ferreira, V.M.G., Yasuura, H.: Simultaneous multithreading vliw processor architecture. Technical report, Dept. of Computer Science and Communication Engineering, Kyushu University, Japan (2001)"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Narlikar, G., Berenbaum, A.D., Hu, Z.: Comparing power consumption of an smt and a cmp dsp for mobile phone workloads. In: Proc. CASES, pp. 211\u2013220 (2001)","DOI":"10.1145\/502251.502254"},{"key":"2_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1007\/3-540-44687-7_31","volume-title":"Field-Programmable Logic and Applications","author":"P. Beeck Op de","year":"2001","unstructured":"Op de Beeck, P., Barat, F., Jayapala, M., Lauwereins, R.: CRISP: A template for reconfigurable instruction set processors. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 296. Springer, Heidelberg (2001)"},{"key":"2_CR24","unstructured":"Trimaran: An Infrastructure for Research in Instruction-Level Parallelism (1999), http:\/\/www.trimaran.org"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Cotterell, S., Vahid, F.: Synthesis of customized loop caches for core-based embedded systems. In: Proc. ICCAD (2002)","DOI":"10.1145\/774572.774669"},{"issue":"6","key":"2_CR26","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1109\/TC.2005.92","volume":"54","author":"M. Jayapala","year":"2005","unstructured":"Jayapala, M., Barat, F., Aa, T.V., Catthoor, F., Corporaal, H., Deconinck, G.: Clustered loop buffer organization for low energy VLIW embedded processors. IEEE Transactions on Computers\u00a054(6), 672\u2013683 (2005)","journal-title":"IEEE Transactions on Computers"},{"key":"2_CR27","unstructured":"Scarpazza, D.P.: A Source-Level Estimation and Optimization Methodology for the Execution Time and Energy Consumption of Embedded Software. PhD thesis, Politecnico di Milano (May 2006), http:\/\/www.scarpaz.com\/phd"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:40:26Z","timestamp":1736538026000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/11847083_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}