{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:27Z","timestamp":1736539827314,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_21","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"214-224","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective"],"prefix":"10.1007","author":[{"given":"A.","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"K.","family":"Duraisami","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sathanur","sequence":"additional","affiliation":[]},{"given":"P.","family":"Sithambaram","sequence":"additional","affiliation":[]},{"given":"A.","family":"Macii","sequence":"additional","affiliation":[]},{"given":"E.","family":"Macii","sequence":"additional","affiliation":[]},{"given":"M.","family":"Poncino","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"6","key":"21_CR1","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2003.1261387","volume":"23","author":"K. Skadron","year":"2003","unstructured":"Skadron, K., et al.: Temperature-Aware Computer Systems: Opportunities and Challenges. IEEE Micro\u00a023(6), 52\u201361 (2003)","journal-title":"IEEE Micro"},{"key":"21_CR2","unstructured":"Borkar, S., et al.: Parameter Variation and Impact on Circuits and Microarchitectures. In: DAC 2003, IEEE Design Automation Conference, June 2003, pp. 338\u2013342 (2003)"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamic thermal management for high-performance microprocessors. In: HPCA 2001, High-Performance Computer Architecture, January 2001, pp. 171\u2013182 (2001)","DOI":"10.1109\/HPCA.2001.903261"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Srinivasan, J., Adve, S.V.: Predictive Dynamic Thermal Management for Multimedia Applications. In: ICS 2003, International Conference on Supercomputing (June 2003)","DOI":"10.1145\/782814.782831"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Skadron, K.: Hybrid architectural dynamic thermal management. In: DATE 2004 Design Automation and Test in Europe Conference, February 2004, pp. 10\u201315 (2004)","DOI":"10.1109\/DATE.2004.1268820"},{"issue":"6","key":"21_CR6","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1109\/TCAD.2005.847944","volume":"24","author":"A.H. Ajami","year":"2005","unstructured":"Ajami, A.H., Banerjee, K., Pedram, M.: Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI interconnects. IEEE Transactions on CAD\u00a024(6), 849\u2013861 (2005)","journal-title":"IEEE Transactions on CAD"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Cho, M., Ahmed, S., Pan, D.Z.: TACO: Temperature Aware Clock-tree Optimization. In: ICCAD 2005, International Conference on Computer-Aided Design, November 2005, pp. 582\u2013587 (2005)","DOI":"10.1109\/ICCAD.2005.1560133"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Chakraborty, A., Sithambaram, P., Duraisami, K., Poncino, M., Macii, A., Macii, E.: Thermal Resilient Bounded-Skew Clock-Tree Optimization Methodology. In: DATE 2006: IEEE Design Automation and Test in Europe, Munich, Germany (March 2006)","DOI":"10.1109\/DATE.2006.243740"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Chakraborty, A., Sithambaram, P., Duraisami, K., Poncino, M., Macii, A., Macii, E.: Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers. In: ISLPED 2006, Tegernsee, Germany (October 2006) (accepted for publication)","DOI":"10.1145\/1165573.1165612"},{"key":"21_CR10","unstructured":"Tsai, J.-L., Baik, D., Chen, C.C.-P., Saluja, K.K.: A Yield Improvement Methodology Using Pre- and Post-silicon Statistical Clock Scheduling. In: ICCAD 2004, International Conference on Computer-Aided Design, November 2004, pp. 611\u2013618 (2004)"},{"key":"21_CR11","unstructured":"Tsai, J.-L., Zhang, L., Chen, C.: Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis. In: ICCAD 2005, International Conference on Computer-Aided Design, November 2005, pp. 575\u2013581 (2005)"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Tsay, R.S.: Exact Zero Skew Clock Routing. In: ICCAD 1991, International Conference on Computer-Aided Design, November 1991, pp. 336\u2013339 (1991)","DOI":"10.1109\/ICCAD.1991.185269"},{"issue":"11","key":"21_CR13","doi-asserted-by":"publisher","first-page":"799","DOI":"10.1109\/82.204128","volume":"39","author":"T.H. Chao","year":"1992","unstructured":"Chao, T.H., Hsu, Y.-C., Ho, J.-M., Boese, K.D., Kahng, A.B.: Zero Skew Clock Routing with Minimum Wirelength. IEEE Transactions on Circuits and Systems II\u00a039(11), 799\u2013814 (1992)","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Cong, J., Koh, C.K.: Minimum-Cost Bounded-Skew Clock Routing. In: ISCAS 1995, IEEE International Symposium on Circuits and Systems, May 1995, pp. 215\u2013218 (1995)","DOI":"10.1109\/ISCAS.1995.521489"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Huang, D.J.H., Kahng, A.B., Tsao, C.-H.A.: On the Bounded-Skew Clock and Steiner Routing Problems. In: DAC 1995, IEEE Design Automation Conference, June 1995, pp. 508\u2013513 (1995)","DOI":"10.1145\/217474.217579"},{"key":"21_CR16","doi-asserted-by":"crossref","unstructured":"Chen, Y.P., Wang, D.F.: An algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion. In: EDTC 1996, March 1996, pp. 230\u2013236 (1996)","DOI":"10.1109\/EDTC.1996.494154"},{"issue":"4","key":"21_CR17","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/TCAD.2004.825875","volume":"23","author":"J.-L. Tsai","year":"2004","unstructured":"Tsai, J.-L., Chen, T.-H., Chen, C.C.-P.: Zero Skew Clock Tree Optimization with Buffer insertion\/sizing and wire sizing. IEEE Transactions on CAD\u00a023(4), 565\u2013572 (2004)","journal-title":"IEEE Transactions on CAD"},{"issue":"11","key":"21_CR18","doi-asserted-by":"publisher","first-page":"1545","DOI":"10.1109\/4.881198","volume":"35","author":"S. Tam","year":"2000","unstructured":"Tam, S., et al.: Clock generation and distribution for the first IA-64 microprocessor. IEEE Journal of Solid-State Circuits\u00a035(11), 1545\u20131552 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"21_CR19","doi-asserted-by":"crossref","unstructured":"Takahashi, E., Kasai, Y., Murakawa, M., Higuchi, T.: A post-silicon clock timing adjustment using genetic algorithms. In: VLSI 2003 Symposium on VLSI circuits, pp. 13\u201316 (2003)","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"21_CR20","unstructured":"http:\/\/www.opencores.org"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:40:39Z","timestamp":1736538039000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11847083_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}