{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:04Z","timestamp":1736539804036,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_23","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"237-246","source":"Crossref","is-referenced-by-count":0,"title":["Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique"],"prefix":"10.1007","author":[{"given":"B.","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. B.","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","volume-title":"Low-Voltage CMOS VLSI Circuits","author":"J. Kuo","year":"1999","unstructured":"Kuo, J., Lou, J.: Low-Voltage CMOS VLSI Circuits. Wiley, New York (1999)"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Kao, J., Narendra, S., Chandrakasan, A.: MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns. In: Design Automation Conference Proc., pp. 495\u2013500 (June 1998)","DOI":"10.1145\/277044.277180"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Usami, K., Kawabe, N., Koizumi, M., Seta, K., Furusawa, T.: Automated Selective Multi-Threshold Design for Ultra-Low Standby Applications. In: Low Power Electronics and Design Conference Proc., pp. 202\u2013206 (2002)","DOI":"10.1109\/LPE.2002.146737"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Wei, L., Chen, Z., Johnson, M., Roy, K., De, V.: Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits. In: Design Automation Conference Proc., pp. 489\u2013494 (June 1998)","DOI":"10.1145\/277044.277179"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Samanta, D., Pal, A.: Optimal Dual-VT Assignment for Low-voltage Energy-Constrained CMOS Circuits. In: International Conference on VLSI Design, pp. 193\u2013198 (January 2002)","DOI":"10.1109\/ASPDAC.2002.994918"},{"issue":"3","key":"23_CR6","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/43.986424","volume":"21","author":"Q. Wang","year":"2002","unstructured":"Wang, Q., Vrudhula, S.: Algorithms for Minimizing Standby Power in Deep Submicrometer, Dual-Vt CMOS Circuits. IEEE Trans. Computer-Aided Design of IC and Systems\u00a021(3), 306\u2013318 (2002)","journal-title":"IEEE Trans. Computer-Aided Design of IC and Systems"},{"key":"23_CR7","unstructured":"Artisan: TSMC 90nm CLN90G Process SAGE-X v3.0 Standard Cell Library Databook"},{"key":"23_CR8","unstructured":"Artisan: TSMC 90nm CLN90G HVt Process 1.0-Volt SAGE-X v3.0 Standard Cell Library Databook"},{"key":"23_CR9","unstructured":"Synopsys, PrimeTime User Guide, v2004.12"},{"key":"23_CR10","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C.S. Wallace","year":"1964","unstructured":"Wallace, C.S.: A suggestion for a fast multiplier. IEEE Trans. Computers\u00a0EC-13, 14\u201317 (1964)","journal-title":"IEEE Trans. Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:39:42Z","timestamp":1736537982000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11847083_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}