{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:12Z","timestamp":1736539812894,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_33","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"340-349","source":"Crossref","is-referenced-by-count":0,"title":["Modeling of Crosstalk Fault in Defective Interconnects"],"prefix":"10.1007","author":[{"given":"Ajoy K.","family":"Palit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kishore K.","family":"Duganapalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Walter","family":"Anheier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"33_CR1","doi-asserted-by":"crossref","unstructured":"Arumi, D., Rodriguez-Montanes, R., Figueras, J.: Defective behaviours of Resistive opens in interconnect line. In: Proc. of IEEE-ETS 2005, pp. 28\u201333 (2005)","DOI":"10.1109\/ETS.2005.13"},{"key":"33_CR2","unstructured":"Chen, G., Reddy, S., Pomeranz, I., Rajaski, J., Engelke, P., Becker, B.: An unified Fault model and Test generation procedure for interconnect opens and bridges. In: Proc. of IEEE-ETS 2005, pp. 22\u201327 (2005)"},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"Cuviello, M., Dey, S., Bai, X., Zhao, Y.: Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects. In: Proc. of ICCAD 1999, pp. 297\u2013303 (1999)","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"33_CR4","unstructured":"Palit, A.K., Anheier, W., Schloeffel, J.: Estimation of Signal Integrity Loss through Reduced Order Interconnect Model. In: Proc. IEEE-SPI 2003, Siena, Italy, pp. 163\u2013166 (2003)"},{"key":"33_CR5","unstructured":"Palit, A.K., Wu, L., Duganapalli, K.K., Anheier, W., Schloeffel, J.: A new, flexible and very accurate crosstalk fault model to analyze the effects of coupling noise between the interconnects on signal integrity losses in deep submicron chips, paper no. 253. In: Proc. of 14th IEEE-ATS 2005, Calcutta, India, December 18-21, 2005, pp. 22\u201326 (2005)"},{"key":"33_CR6","first-page":"98","volume-title":"Digital signal integrity: modeling and simulations with interconnects and packages","author":"B. Young","year":"2001","unstructured":"Young, B.: Digital signal integrity: modeling and simulations with interconnects and packages, pp. 98\u2013101. Prentice Hall PTR, Upper Saddle River, New Jersey (2001)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:39:34Z","timestamp":1736537974000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/11847083_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}