{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:33Z","timestamp":1725470193633},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_34","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"350-359","source":"Crossref","is-referenced-by-count":2,"title":["Body Bias Generator for Leakage Power Reduction of Low-Voltage Digital Logic Circuits"],"prefix":"10.1007","author":[{"given":"Ji-Yong","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Gil-Su","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jong-Pil","family":"Son","sequence":"additional","affiliation":[]},{"given":"Woo-Jin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Soo-Won","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"34_CR1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365","volume-title":"Design of High performance Microprocessor Circuits","author":"A. Chandrakasan","year":"2000","unstructured":"Chandrakasan, A., Bowhill, W., Fox, F.: Design of High performance Microprocessor Circuits. IEEE Press, Los Alamitos (2000)"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Design Challenges of Technology Scaling. IEEE MICRO (July-August 1999)","DOI":"10.1109\/40.782564"},{"key":"34_CR3","unstructured":"SIA. International Technology Roadmap for Semiconductors (2001)"},{"key":"34_CR4","doi-asserted-by":"crossref","unstructured":"Mutoh, S., Douskei, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, T.: 1-V Power Supply High-Speed Digital Circuit Technology with Multi-threshold voltage CMOS. IEEE J. Solid state Circuits, 847\u2013854 (August 1995)","DOI":"10.1109\/4.400426"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Enomoto, T., Oka, Y., Shikano, H.: A Self-Controllable Voltage Level (SVL) Circuit and its Low-Power High-Speed CMOS Circuit Application. IEEE J. Solid state Circuits\u00a038(7) (July 2003)","DOI":"10.1109\/JSSC.2003.813248"},{"issue":"11","key":"34_CR6","doi-asserted-by":"publisher","first-page":"1770","DOI":"10.1109\/JSSC.1996.542322","volume":"31","author":"T. Kuroda","year":"1996","unstructured":"Kuroda, T., et al.: A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable threshold voltage (VT) scheme. IEEE J. Solid state Circuits\u00a031(11), 1770\u20131779 (1996)","journal-title":"IEEE J. Solid state Circuits"},{"key":"34_CR7","unstructured":"Wang, A., Chadrakasan, A.: Optiamal Supply and Threshold Scaling for Subthreshold CMOS Circuits. In: IEEE Computer Society Annual Symposium on VLSI 2003, April 2002, pp. 5\u20139 (2002)"},{"key":"34_CR8","doi-asserted-by":"publisher","first-page":"534","DOI":"10.1109\/4.280705","volume":"29","author":"Y. Tsukikawa","year":"1994","unstructured":"Tsukikawa, Y., et al.: An efficient back-bias generator with hybrid pumping circuit for 1.5V DRAM\u2019s. IEEE J. Solid state Circuits\u00a029, 534\u2013538 (1994)","journal-title":"IEEE J. Solid state Circuits"},{"issue":"7","key":"34_CR9","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/4.933476","volume":"36","author":"K.S. Min","year":"2001","unstructured":"Min, K.S., Chung, J.Y.: A Fast Pump-Down VBB Generator for Sub-1.5V-V DRAMs. IEEE J. Solid state Circuits\u00a036(7), 1154\u20131157 (2001)","journal-title":"IEEE J. Solid state Circuits"},{"key":"34_CR10","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/4.661206","volume":"33","author":"P. Favrat","year":"1998","unstructured":"Favrat, P., Deval, P., Declercq, M.: A high-efficiency CMOS voltage doubler. IEEE J. Solid state Circuits\u00a033, 410\u2013416 (1998)","journal-title":"IEEE J. Solid state Circuits"},{"key":"34_CR11","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/JSSC.1976.1050739","volume":"SC-11","author":"J. Dickson","year":"1976","unstructured":"Dickson, J.: On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid state Circuits\u00a0SC-11, 374\u2013378 (1976)","journal-title":"IEEE J. Solid state Circuits"},{"issue":"8","key":"34_CR12","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.1109\/4.859515","volume":"35","author":"J.S. Shin","year":"2000","unstructured":"Shin, J.S.: A New Charge Pump without Degradation in Threshold Voltage Due to Body Effect. IEEE J. Solid state Circuits\u00a035(8), 1227\u20131230 (2000)","journal-title":"IEEE J. Solid state Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:15:05Z","timestamp":1558286105000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11847083_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}