{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:24Z","timestamp":1736539824408,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_35","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"360-369","source":"Crossref","is-referenced-by-count":2,"title":["Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations"],"prefix":"10.1007","author":[{"given":"Christophe","family":"Giacomotto","sequence":"first","affiliation":[]},{"given":"Nikola","family":"Nedovic","sequence":"additional","affiliation":[]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"35_CR1","first-page":"536","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.: Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE JSSC\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE JSSC"},{"issue":"5","key":"35_CR2","doi-asserted-by":"publisher","first-page":"778","DOI":"10.1109\/TVLSI.2003.814322","volume":"11","author":"V. Zyuban","year":"2003","unstructured":"Zyuban, V.: Optimization of scannable latches for low energy. IEEE Transactions on VLSI\u00a011(5), 778\u2013788 (2003)","journal-title":"IEEE Transactions on VLSI"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V.G., Stojanovic, V.M., Markovic, D.M., Nedovic, N.M.: Digital System Clocking. Wiley-IEEE Press (January 2003)","DOI":"10.1002\/0471723703"},{"key":"35_CR4","unstructured":"Stojanovic, V., Oklobdzija, V.G.: FLIP-FLOP, US Patent No. 6,232,810 (Issued: 05\/15\/2001)"},{"key":"35_CR5","unstructured":"Nikolic, B., Stojanovic, V., Oklobdzija, V.G., Jia, W., Chiu, J., Leung, M.: Sense Amplifier-Based Flip-Flop. In: 1999 IEEE ISSCC, San Francisco (February 1999)"},{"key":"35_CR6","unstructured":"Nedovic, N., Oklobdzija, V.G., Walker, W.W.: A Clock Skew Absorbing Flip-Flop. In: 2003 IEEE ISSCC, San Francisco (February 2003)"},{"key":"35_CR7","unstructured":"Tschanz, J., Narendra, S., Chen, Z., Borkar, S., Sachdev, M., De, V.: Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance micro-processors. In: ISLPED, August 6-7, 2001, pp. 147\u2013152 (2001)"},{"key":"35_CR8","unstructured":"Nedovic, N.: Clocked Storage Elements for High-Performance Applications, PhD dissertation, University of California Davis (2003)"},{"key":"35_CR9","doi-asserted-by":"crossref","unstructured":"Klass, F.: Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic. In: Symposium on VLSI Circuits, pp. 108\u2013109 (1998)","DOI":"10.1109\/VLSIC.1998.688018"},{"key":"35_CR10","first-page":"1440","volume":"29","author":"G. Gerosa","year":"1994","unstructured":"Gerosa, G., Gary, S., Dietz, C., Dac, P., Hoover, K., Alvarez, J.: A 2.2W, 80MHz Superscalar RISC Microprocessor. IEEE JSSC\u00a029, 1440\u20131452 (1994)","journal-title":"IEEE JSSC"},{"key":"35_CR11","first-page":"1482","volume":"29","author":"M. Matsui","year":"1994","unstructured":"Matsui, M., Hara, H., Uetani, Y., Lee-Sup, K., Nagamatsu, T., Watanabe, Y.: A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifier pipeline flip-flop scheme. IEEE JSSC\u00a029, 1482\u20131491 (1994); Baldonado, M., Chang, C.-C.K., Gravano, L., Paepcke, A.: The Stanford Digital Library Metadata Architecture. Int. J. Digit. Libr. 1, 108\u2013121 (1997)","journal-title":"IEEE JSSC"},{"key":"35_CR12","unstructured":"Patil, D., Yun, S., Kim, S.-J., Cheung, A., Horowitz, M., Boyd, S.: A new method for design of robust digital circuits. In: ISQED 2005, Sixth International Symposium on Quality of Electronic Design, March 21-23, 2005, pp. 676\u2013681 (2005)"},{"key":"35_CR13","unstructured":"Markovic, D., Tschanz, J., De, V.: Transmission-gate based flip-flop US Patent 6,642,765, (November 2003)"},{"key":"35_CR14","doi-asserted-by":"crossref","unstructured":"Dao, H., Nowka, K., Oklobdzija, V.: Analysis of Clocked Timing Elements for DVS Effects over Process Parameter Variation. In: Proceedings of the International Symposium on Low Power Electronics and Design, Huntington Beach, California, August 6-7 (2001)","DOI":"10.1145\/383082.383094"},{"issue":"2","key":"35_CR15","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/TVLSI.2005.863760","volume":"14","author":"H. Dao","year":"2006","unstructured":"Dao, H., Zeydel, B., Oklobdzija, V.: Energy Optimization of Pipelined Digital Systems Using Circuit Sizing and Supply Scaling. IEEE Transactions on VLSI\u00a014(2), 122\u2013134 (2006)","journal-title":"IEEE Transactions on VLSI"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:40:15Z","timestamp":1736538015000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11847083_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}