{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:03Z","timestamp":1725470163391},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_36","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"370-381","source":"Crossref","is-referenced-by-count":0,"title":["IR-drop Reduction Through Combinational Circuit Partitioning"],"prefix":"10.1007","author":[{"given":"Hai","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"12","key":"36_CR1","doi-asserted-by":"crossref","first-page":"1678","DOI":"10.1109\/TCAD.2003.819429","volume":"22","author":"X.-D. Sheldon","year":"2003","unstructured":"Sheldon, X.-D., Tan, C.-J., Shi, R., Lee, J.-C.: Reliability-Constrained Area Optimization of VLSI Power\/Ground Networks Via Sequence of Linear Programmings. IEEE Trans. on CAD\u00a022(12), 1678\u20131684 (2003)","journal-title":"IEEE Trans. on CAD"},{"issue":"3","key":"36_CR2","first-page":"772","volume":"10","author":"M.D. Pant","year":"2002","unstructured":"Pant, M.D., Pant, P., Wills, D.S.: On-Chip Decoupling Capacitor Optimization Using Architectural Level Prediction. IEEE Trans. on VLSI\u00a010(3), 772\u2013775 (2002)","journal-title":"IEEE Trans. on VLSI"},{"key":"36_CR3","unstructured":"Chen, H.H., Scott Neely, J., Wang, M.F.: Grieel Co: On-Chip Decoupling Capacitor Optimization for Noise and Leakage Reduction. In: Procs of IEEE ISCAS (2003)"},{"key":"36_CR4","doi-asserted-by":"crossref","unstructured":"Vuillod, P., Benini, L., Bogliolo, A., De Micheli, G.: Clock-skew optimization for peak current reduction. In: Procs of ISLPED 1996, Monterey, CA, USA (1996)","DOI":"10.1109\/LPE.1996.547520"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Badaroglu, M., Tiri, K., Donnay, S., Wambacq, P., Verbauwhede, I., Gielen, G., De Man, H.: Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients. In: Procs of DAC 2002, New Orleans, Louisiana, June 10-14 (2002)","DOI":"10.1109\/DAC.2002.1012658"},{"key":"36_CR6","unstructured":"Ajami, A.H., Banerjee, K., Mehrotra, A., Pedram, M.: Analysis of IR-Drop Scaling with Implications for Deep Submicron P\/G Network Designs. In: Procs of ISQED 2003 (2003)"},{"key":"36_CR7","unstructured":"Wang, Y., Yang, H., Wang, H.: Signal-path level Assignment for Dual-Vt Technique. In: Procs of IEEE PRIME 2005, pp. 52\u201355 (2005)"},{"issue":"1","key":"36_CR8","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/92.748202","volume":"7","author":"G. Karypis","year":"1999","unstructured":"Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multilevel Hypergraph Partitioning: Applications in VLSI Domain. IEEE Trans. on VLSI\u00a07(1), 69\u201379 (1999)","journal-title":"IEEE Trans. on VLSI"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Selvakkumaran, N., Karypis, G.: Multi-Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization. In: Procs of ICCAD 2003, San Jose, California, USA, November 11-13 (2003)","DOI":"10.21236\/ADA439577"},{"issue":"10","key":"36_CR10","doi-asserted-by":"crossref","first-page":"1324","DOI":"10.1109\/TCAD.2003.818127","volume":"22","author":"M. Anis","year":"2003","unstructured":"Anis, M., Areibi, S., Elmasry, M.: Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits. IEEE Trans. on CAD\u00a022(10), 1324\u20131342 (2003)","journal-title":"IEEE Trans. on CAD"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:41:59Z","timestamp":1605642119000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11847083_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}