{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:08Z","timestamp":1736539808016,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_37","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"382-392","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Register File Based on Adiabatic Logic Circuits"],"prefix":"10.1007","author":[{"given":"Jianping","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangbo","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2307-9","volume-title":"Low Power Design Methodologies","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M., Pedram, M.: Low Power Design Methodologies. Kluwer Academic Publishers, Boston (1996)"},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Kramer, A., Denker, J.S., Flower, Moroney, B.J.: 2nd Order Adiabatic Computation with 2N-2P and 2N-2N2P Logic Circuits. In: Proceedings of International Symposium on Low Power Design, pp. 191\u2013196 (1995)","DOI":"10.1145\/224081.224115"},{"issue":"4","key":"37_CR3","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1109\/92.863629","volume":"8","author":"D. Maksimovic","year":"2000","unstructured":"Maksimovic, D., Oklobdzija, V.G., Nikolic, B., Current, K.W.: Clocked CMOS Adiabatic Logic with Integrated Single-Phase Power-Clock Supply. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a08(4), 460\u2013463 (2000)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"37_CR4","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Moon","year":"1996","unstructured":"Moon, Jeong, Y.D.: An Efficient Charge Recovery Logic Circuit. IEEE Journal of Solid-State Circuits\u00a031(4), 514\u2013521 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"8","key":"37_CR5","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1049\/el:19980571","volume":"34","author":"F. Liu","year":"1998","unstructured":"Liu, F., Lau, K.T.: Pass-Transistor Adiabatic Logic with NMOS Pull-Down Configuration. Electronics Letters\u00a034(8), 739\u2013741 (1998)","journal-title":"Electronics Letters"},{"issue":"4","key":"37_CR6","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1049\/ip-cdt:20020447","volume":"149","author":"R.C. Chang","year":"2002","unstructured":"Chang, R.C., Hung, P.-C., Wang, I.-H.: Complementary Pass-Transistor Energy Recovery Logic for Low-Power Applications. IEE Proceedings\u2013Computers and Digital Techniques\u00a0149(4), 146\u2013151 (2002)","journal-title":"IEE Proceedings\u2013Computers and Digital Techniques"},{"issue":"5","key":"37_CR7","doi-asserted-by":"publisher","first-page":"696","DOI":"10.1109\/4.668983","volume":"33","author":"Y. Moon","year":"1998","unstructured":"Moon, Y., Jeong, D.K.: A 32 x 32-b Adiabatic Register File with Supply Clock Generator. IEEE Journal of Solid-State Circuits\u00a033(5), 696\u2013701 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Avery, S., Jabri, M.: A Three-Port Adiabatic Register File Suitable for Embedded Applications. In: Proceedings of international symposium on Low power design, pp. 288\u2013292 (1998)","DOI":"10.1145\/280756.280938"},{"issue":"1","key":"37_CR9","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1142\/S0218126600000032","volume":"10","author":"K.W. Ng","year":"2000","unstructured":"Ng, K.W., Lau, K.T.: A Novel Adiabatic Register File Design. Journal of Circuits, Systems, and Computers\u00a010(1), 67\u201376 (2000)","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Tzartzanis, N., Athas, W.C.: Energy Recovery for The Design of High-Speed, Low-Power Static RAMs. In: Proceedings of International Symposium on Low Power Design, pp. 55\u201360 (1996)","DOI":"10.1109\/LPE.1996.542730"},{"issue":"7","key":"37_CR11","doi-asserted-by":"publisher","first-page":"1479","DOI":"10.1093\/ietisy\/e88-d.7.1479","volume":"E88\u2013D","author":"J. Hu","year":"2005","unstructured":"Hu, J., Xu, T., Li, H.: A Lower-Power Register File Based on Comple-mentary Pass-Transistor Adiabatic Logic. IEICE Transactions on Informations and Systems\u00a0E88\u2013D(7), 1479\u20131485 (2005)","journal-title":"IEICE Transactions on Informations and Systems"},{"key":"37_CR12","unstructured":"Hu, J., Xu, T., Yu, J., Yinshui, X.: Low Power Dual Transmission Gate Adiabatic Logic Circuits and Design of SRAM. In: The 47th International Midwest Symposium on Circuits and Systems, pp. 565\u2013568 (2004)"},{"key":"37_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1007\/11556930_65","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"P. Teichmann","year":"2005","unstructured":"Teichmann, P., Fischer, J., Henzler, S., Amirante, E., Schmitt-Landsiedel, D.: Power-clock gating in adiabatic logic circuits. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 638\u2013646. Springer, Heidelberg (2005)"},{"key":"37_CR14","doi-asserted-by":"crossref","unstructured":"Hu, J., Li, H., Dong, H.: A low-power adiabatic register file with two types of energy-efficient line drivers. In: The 48th International Midwest Symposium on Circuits and Systems, pp. 1753\u20131756 (2005)","DOI":"10.1109\/MWSCAS.2005.1594460"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_37.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:39:33Z","timestamp":1736537973000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11847083_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}