{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:38Z","timestamp":1725470198654},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_38","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"393-402","source":"Crossref","is-referenced-by-count":2,"title":["High Performance CMOS Circuit by Using Charge Recycling Active Body-Bias Controlled SOI"],"prefix":"10.1007","author":[{"given":"Masayuki","family":"Kitamura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"Iijima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Hamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Numa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiromi","family":"Notani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Tada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeto","family":"Maegawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"Shahidi, G., Ajmera, A., Assaderaghi, F., Bolam, R., Bryant, A., Coffey, M., Hovel, H., Lasky, J., Leobandung, E., Lo, H.-S., Maloney, M., Moy, D., Rausch, W., Sadana, D., Schepis, D., Sherony, M., Sleight, J.W., Wagner, L.F., Wu, K., Davari, B., Chen, T.C.: Mainstreaming of the SOI Technology. In: 1999 IEEE International SOI Conference, October (1999)","DOI":"10.1109\/SOI.1999.819828"},{"key":"38_CR2","unstructured":"Hirano, Y., Ipposhi, T., Dang, H., Matsumoto, T., Iwamatsu, T., Nii, K., Tsukamoto, Y., Kato, H., Maegawa, S., Arimoto, K., Inoue, Y., Inuishi, M., Ohji, Y.: Impact of Active Body-bias Controlled (ABC) SOI SRAM by using Direct Body Contact Technology for Low-Voltage Application. IEDM, Tech. Dig. (December 2003)"},{"issue":"11","key":"38_CR3","doi-asserted-by":"publisher","first-page":"1770","DOI":"10.1109\/JSSC.1996.542322","volume":"31","author":"T. Kuroda","year":"1996","unstructured":"Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., Sakurai, T.: A 0.9V 150MHz 10mW 4mm2 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) scheme. IEEE Journal of Solid-State Circuits\u00a031(11), 1770\u20131779 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Keshavarzi, A., Narendra, S., Borkar, S., Hawkins, C., Roy, K., De, V.: Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC\u2019s. In: Proceedings of International Symposiumon Low Power Electronics and Design, pp. 252\u2013254 (August 1999)","DOI":"10.1145\/313817.313937"},{"key":"38_CR5","doi-asserted-by":"publisher","first-page":"2312","DOI":"10.1143\/JJAP.39.2312","volume":"39","author":"H. Koura","year":"2000","unstructured":"Koura, H., Takamiya, M., Hiramoto, T.: Optimum Condition of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs. Jpn. J. Appl. Phys.\u00a039, 2312\u20132317 (2000)","journal-title":"Jpn. J. Appl. Phys."},{"issue":"4B","key":"38_CR6","doi-asserted-by":"publisher","first-page":"2854","DOI":"10.1143\/JJAP.40.2854","volume":"40","author":"T. Hiramoto","year":"2001","unstructured":"Hiramoto, T., Takamiya, M., Koura, H., Inukai, T., Gomyo, H., Kawaguchi, H., Sakurai, T.: Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS). Japanese Journal of Applied Physics, Part 1\u00a040(4B), 2854\u20132858 (2001)","journal-title":"Japanese Journal of Applied Physics, Part 1"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:14:59Z","timestamp":1558286099000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/11847083_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}