{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:19Z","timestamp":1736539819504,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_4","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"36-46","source":"Crossref","is-referenced-by-count":1,"title":["Delay Constrained Register Transfer Level Dynamic Power Estimation"],"prefix":"10.1007","author":[{"given":"Sriram","family":"Sambamurthy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghuram S.","family":"Tupuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Bernacchia, G., Papaefthymiou, M.C.: Analytical Macromodeling for High-Level Power Estimation. In: Proceedings of the International Conference on Computer-Aided Design, pp. 280\u2013283 (1999)","DOI":"10.1109\/ICCAD.1999.810662"},{"issue":"7","key":"4_CR2","doi-asserted-by":"publisher","first-page":"1076","DOI":"10.1109\/TCAD.2005.850904","volume":"24","author":"K.M. Buyuksahin","year":"2005","unstructured":"Buyuksahin, K.M., Najm, F.N.: Early Power Estimation for VLSI Circuits. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems\u00a024(7), 1076\u20131088 (2005)","journal-title":"IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems"},{"key":"4_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1007\/978-3-540-39762-5_27","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Bruno","year":"2003","unstructured":"Bruno, M., Macii, A., Poncino, M.: A statistical power model for non-synthetic RTL operators. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 208\u2013218. Springer, Heidelberg (2003)"},{"key":"4_CR4","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"I. Sutherland","year":"1999","unstructured":"Sutherland, I., Sproull, R., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, San Francisco (1999)"},{"issue":"11","key":"4_CR5","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1109\/43.736181","volume":"17","author":"E. Macii","year":"1998","unstructured":"Macii, E., Pedram, M., Somenzi, F.: High-Level Power Modeling, Estimation and Optimization. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems\u00a017(11), 1061\u20131079 (1998)","journal-title":"IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Raghunathan, A., Dey, S., Jha, N.K.: Register-Transfer Level Estimation Techniques for Switching Activity and Power Consumption. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp. 158\u2013165 (1996)","DOI":"10.1109\/ICCAD.1996.569539"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Zafalon, R., Rossello, M., Macii, E., Poncino, M.: Power Macromodeling for a High Quality RT-level Power Estimation. In: Proceedings of the International Symposium on Quality of Electronic Design, p. 59 (2000)","DOI":"10.1109\/ISQED.2000.838854"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Llopis, R.P., Goossens, K.: The Petrol Approach to High-Level Power Estimation. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 130\u2013132 (1998)","DOI":"10.1145\/280756.280830"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Chen, C., Tsui, C.: Towards the Capability of Providing Power-Area-Delay Trade-off at the Register Transfer Level. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 24\u201329 (1998)","DOI":"10.1145\/280756.280763"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Ravi, S., Raghunathan, A., Chakradhar, S.: Efficient RTL Power Estimation for Large Designs. In: Proceedings of the International Conference on VLSI Design, pp. 431\u2013439 (2003)","DOI":"10.1109\/ICVD.2003.1183173"},{"issue":"6","key":"4_CR11","doi-asserted-by":"publisher","first-page":"588","DOI":"10.1109\/43.503929","volume":"15","author":"M. Nemani","year":"1996","unstructured":"Nemani, M., Najm, F.N.: Towards a High-Level Power Estimation Capability. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems\u00a015(6), 588\u2013598 (1996)","journal-title":"IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Marculescu, D., Marculescu, R., Pedram, M.: Information Theoretic Measures of Energy Consumption at Register Transfer Level. In: Proceedings of the International Symposium on Low Power Electronic Design, pp. 81\u201386 (1995)","DOI":"10.1145\/224081.224096"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Uchino, T., Minami, F., Mitsuhashi, T., Goto, N.: Switching Activity Analysis using Boolean Approximation Method. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp. 20\u201325 (1995)","DOI":"10.1109\/ICCAD.1995.479880"},{"key":"4_CR14","unstructured":"OR1200 processor and Floating-point co-processor, http:\/\/www.opencores.org\/"},{"issue":"3","key":"4_CR15","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"M.C. Hansen","year":"1999","unstructured":"Hansen, M.C., Yalcin, H., Hayes, J.P.: Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering. IEEE Design and Test\u00a016(3), 72\u201380 (1999)","journal-title":"IEEE Design and Test"},{"key":"4_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"353","DOI":"10.1007\/3-540-45716-X_35","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"C. Baena","year":"2002","unstructured":"Baena, C., Juan-Chico, J., Bellido, M.J., Ruiz de Clavijo, P., Jim\u00e9nez, C.J., Valencia, M.: Measurement of the switching activity of CMOS digital circuits at the gate level. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, pp. 353\u2013362. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:39:45Z","timestamp":1736537985000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11847083_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}