{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:32Z","timestamp":1725470192476},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_41","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"425-438","source":"Crossref","is-referenced-by-count":1,"title":["The Design of a Dataflow Coprocessor for Low Power Embedded Hierarchical Processing"],"prefix":"10.1007","author":[{"given":"Yijun","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Furber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenkun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"volume-title":"Designing CMOS Circuits for Low Power","year":"2002","key":"41_CR1","unstructured":"Soudris, D., Piguet, C., Goutis, C. (eds.): Designing CMOS Circuits for Low Power. Kluwer academic publishers, Dordrecht (2002)"},{"key":"41_CR2","first-page":"34","volume-title":"John von Neumann Collected Works","author":"A.W. Burks","year":"1963","unstructured":"Burks, A.W., Goldstine, H.H., von Neumann, J.: Preliminary discussion of the logical design of an electronic computing instrument. In: John von Neumann Collected Works, vol.\u00a0V, pp. 34\u201379. The Macmillan Co., New York (1963)"},{"key":"41_CR3","doi-asserted-by":"crossref","unstructured":"Montanaro, J., Witec, R.T., et al.: A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. IEEE Journal of Solid-State Circuits\u00a031(11) (November 1996)","DOI":"10.1109\/JSSC.1996.542315"},{"key":"41_CR4","doi-asserted-by":"crossref","unstructured":"Bajwa, R.S., et al.: Instruction buffering to reduce power in processors for signal processing. IEEE transition on VLSI (1997)","DOI":"10.1109\/92.645068"},{"key":"41_CR5","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, W., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: Proceedings ISLPED 1999, pp. 267\u2013269 (August 1999)","DOI":"10.1145\/313817.313944"},{"key":"41_CR6","volume-title":"Computer Architecture: A Quantitative approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative approach, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2003)","edition":"3"},{"key":"41_CR7","doi-asserted-by":"crossref","unstructured":"Veen, A.H.: Dataflow machine architecture. ACM Computing Surveys (CSUR)\u00a018(4) (December 1986)","DOI":"10.1145\/27633.28055"},{"issue":"2","key":"41_CR8","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MC.1982.1653941","volume":"15","author":"I. Watson","year":"1982","unstructured":"Watson, I., Gurd, J.R.: A Practical Dataflow Computer. IEEE Journal of Computer\u00a015(2), 51\u201357 (1982)","journal-title":"IEEE Journal of Computer"},{"volume-title":"Principles of Asynchronous Circuit Design: A systems Perspective","year":"2001","key":"41_CR9","unstructured":"Spars\u00f8, J., Furber, S. (eds.): Principles of Asynchronous Circuit Design: A systems Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"41_CR10","unstructured":"AT91R40008 Electrical Characteristics, Atmel Co. (2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:13:53Z","timestamp":1558286033000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11847083_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}