{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:21Z","timestamp":1725470181493},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_44","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"458-467","source":"Crossref","is-referenced-by-count":0,"title":["Low Power and Low Jitter Wideband Clock Synthesizers in CMOS ASICs"],"prefix":"10.1007","author":[{"given":"R\u00e9gis","family":"Roubadia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sami","family":"Ajram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Cath\u00e9bras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"44_CR1","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B. Razavi","year":"2001","unstructured":"Razavi, B.: Design of Analog CMOS Integrated Circuits. McGraw-Hill, New York (2001)"},{"issue":"2","key":"44_CR2","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/4.658619","volume":"33","author":"A. Hajimiri","year":"1998","unstructured":"Hajimiri, A., Lee, T.H.: A General Theory of Phase Noise in Electrical Oscillators. IEEE Journal of Solid State Circuits\u00a033(2), 179\u2013194 (1998)","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"6","key":"44_CR3","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/4.766813","volume":"34","author":"A. Hajimiri","year":"1999","unstructured":"Hajimiri, A., Limotyrakis, S., Lee, T.H.: Jitter and Phase Noise in Ring Oscillators . IEEE Journal of Solid State Circuits\u00a034(6), 790\u2013804 (1999)","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"12","key":"44_CR4","first-page":"790","volume":"37","author":"S. Ye","year":"2002","unstructured":"Ye, S., Jansson, L., Galton, I.: A Multiple-Crystal Interface PLL with VCO Realignment to Reduce Phase Noise. IEEE Journal of Solid State Circuits\u00a037(12), 790\u2013804 (2002)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"44_CR5","unstructured":"Roubadia, R.: Theory and Design of a PLL using a realigned VCO. Master\u2019s thesis, Univ. Montpellier 2 (2004)"},{"key":"44_CR6","unstructured":"Roubadia, R., Ajram, S.: Multi-Phase Realigned Voltage-Controlled Oscillator and Phase-Locked Loop Incorporating the same. Pending patent (April 2004)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_44.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:18:34Z","timestamp":1619507914000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/11847083_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}