{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:15:16Z","timestamp":1742382916085},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_46","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"477-485","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting Narrow Values for Energy Efficiency in the Register Files of Superscalar Microprocessors"],"prefix":"10.1007","author":[{"given":"O\u011fuz","family":"Ergin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Borch, E., Tune, E., Manne, S., Emer, J.: Loose Loops Sink Chips. In: Proc. of International Conference on High Performance Computer Architecture (HPCA-8) (2002)","DOI":"10.1109\/HPCA.2002.995719"},{"key":"46_CR2","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In: Proc. HPCA (1999)","DOI":"10.1109\/HPCA.1999.744314"},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar tool set: Version 2.0, Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, and documentation for all Simplescalar releases (through version 3.0) (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Butts, A., Sohi, G.: Use-Based Register Caching with Decoupled Indexing. In: Proc. of the International Symposium on Computer Architecture (2004)","DOI":"10.1109\/ISCA.2004.1310783"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonzales, A., Smith, J.: Very Low Power Pipelines using Significance Compression. In: Proc. of the International Symposium on Microarchitecture (2000)","DOI":"10.1145\/360128.360147"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonzalez, A., Smith, J.: Software-Controlled Operand Gating. In: Proc. of the Intl. Symp. On Code Generation and Optimization (2004)","DOI":"10.1109\/CGO.2004.1281669"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Cruz, J.-L., et al.: Multiple-Banked Register File Architecture. In: Proc. International Symposium on Computer Architecture (ISCA-27), pp. 316\u2013325 (2000)","DOI":"10.1145\/339647.339708"},{"key":"46_CR8","unstructured":"Ergin, O., et al.: Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure. In: MICRO (2004)"},{"key":"46_CR9","doi-asserted-by":"crossref","unstructured":"Gonzalez, R., et al.: A Content Aware Register File Organization. In: ISCA (2004)","DOI":"10.1109\/ISCA.2004.1310784"},{"key":"46_CR10","unstructured":"Hinton, G., et al.: The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal\u00a0Q1 (2001)"},{"issue":"2","key":"46_CR11","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R.E. Kessler","year":"1999","unstructured":"Kessler, R.E.: The Alpha 21264 Microprocessor. IEEE Micro\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE Micro"},{"key":"46_CR12","doi-asserted-by":"crossref","unstructured":"Kim, N., Mudge, T.: Reducing Register Ports Using Delayed Write-Back Queues and Operand Pre-Fetch. In: Proc. of Intl. Conference on Supercomputing (ICS-17) (2003)","DOI":"10.1145\/782814.782839"},{"key":"46_CR13","doi-asserted-by":"crossref","unstructured":"Kondo, M., Nakamura, H.: A Small, Fast and Low-Power Register File by Bit-Partitioning. In: HPCA (2005)","DOI":"10.1109\/HPCA.2005.3"},{"key":"46_CR14","doi-asserted-by":"crossref","unstructured":"Lipasti, M., Mestan, B.R., Gunadi, E.: Physical Register Inlining. In: ISCA (2004)","DOI":"10.1109\/ISCA.2004.1310785"},{"key":"46_CR15","doi-asserted-by":"crossref","unstructured":"Loh, G.: Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth. In: Proc. of the International Symposium on Microarchitecture (2002)","DOI":"10.1109\/MICRO.2002.1176266"},{"key":"46_CR16","unstructured":"Loh, G.: Width Prediction for Reducing Value Predictor Size and Power. In: First Value Pred. Wksp., ISCA 2003 (2003)"},{"key":"46_CR17","unstructured":"Nakra, T., et al.: Width Sensitive Scheduling for Resource Constrained VLIW Processors. In: Workshop on Feedback Directed and Dynamic Optimizations (2001)"},{"key":"46_CR18","doi-asserted-by":"crossref","unstructured":"Park, I., Powell, M., Vijaykumar, T.: Reducing Register Ports for Higher Speed and Lower Energy. In: Proc. of Intl. Symposium on Microarchitecture (MICRO-35) (2002)","DOI":"10.1109\/MICRO.2002.1176248"},{"issue":"5","key":"46_CR19","doi-asserted-by":"publisher","first-page":"789","DOI":"10.1109\/TVLSI.2003.814321","volume":"11","author":"D. Ponomarev","year":"2003","unstructured":"Ponomarev, D., K\u00fc\u00e7\u00fck, G., Ergin, O., Ghose, K., Kogge, P.M.: Energy Efficient Issue Queue Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a011(5), 789\u2013800 (2003)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"46_CR20","doi-asserted-by":"crossref","unstructured":"Sato, T., Arita, I.: Table Size Reduction for Data Value Predictors by Exploiting Narrow Width Values. In: Proc. of the International Conference on Supercomputing (2000)","DOI":"10.1145\/335231.335250"},{"key":"46_CR21","doi-asserted-by":"crossref","unstructured":"Villa, L., Zhang, M., Asanovic, K.: Dynamic Zero Compression for Cache Energy Reduction. In: Micro-33, December (2000)","DOI":"10.1145\/360128.360150"},{"key":"46_CR22","doi-asserted-by":"crossref","unstructured":"Wallase, S., Bagherzadeh, N.: A Scalable Register File Architecture for Dynamically Scheduled Processors. In: Proc. of International Conference on Parallel Architectures and Compilation Techniques (PACT-5) (1996)","DOI":"10.1109\/PACT.1996.552666"},{"key":"46_CR23","doi-asserted-by":"crossref","unstructured":"Yeager, K.: The MIPS R10000 Superscalar Microprocessor. IEEE Micro\u00a016(2) (April 1996)","DOI":"10.1109\/40.491460"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:42:01Z","timestamp":1605642121000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11847083_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}