{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:08Z","timestamp":1725470168269},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_47","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T09:54:06Z","timestamp":1157536446000},"page":"486-495","source":"Crossref","is-referenced-by-count":0,"title":["Low Clock Swing D Flip-Flops Design by Using Output Control and MTCMOS"],"prefix":"10.1007","author":[{"given":"Saihua","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongli","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"47_CR1","doi-asserted-by":"publisher","first-page":"807","DOI":"10.1109\/4.668997","volume":"33","author":"H. Kawaguchi","year":"1998","unstructured":"Kawaguchi, H., Sakurai, T.: A reduced clock-swing flip-flop(RCSFF) for 63% power reduction. IEEE J. Solid-State Circuits\u00a033, 807\u2013811 (1998)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Tschanz, J., et al.: Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors. In: Proc. ISLPED 2001, Huntington Beach, CA, August 2001, pp. 207\u2013212 (2001)","DOI":"10.1145\/383082.383121"},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"Lin, S., et al.: A Vdd\/2 clock swing D flip flop by using output feedback and MTCMOS. Electronic Letters (submitted, 2006)","DOI":"10.1049\/el:20060776"},{"key":"47_CR4","doi-asserted-by":"publisher","first-page":"558","DOI":"10.1109\/JSSC.1987.1052773","volume":"22","author":"B.J. Sheu","year":"1987","unstructured":"Sheu, B.J., et al.: BSIM: Berkeley short-channel IGFET model for MOS transistors. IEEE J. Solid-State Circuits\u00a022, 558\u2013566 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"47_CR5","doi-asserted-by":"publisher","first-page":"477","DOI":"10.1109\/TVLSI.2004.826192","volume":"12","author":"P. Zhao","year":"2004","unstructured":"Zhao, P., Darwish, T.k., Bayoumi, M.A.: High-performance and low-power conditional discharge flip-flop. IEEE Trans. VLSI Syst.\u00a012(5), 477\u2013484 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Phyu, M.W., et al.: A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration. In: ISCAS, pp. 2429\u20132432 (2005)","DOI":"10.1109\/ISCAS.2005.1465116"},{"issue":"4","key":"47_CR7","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.G.: Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J. Solid-State Circuits\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"47_CR8","doi-asserted-by":"crossref","unstructured":"Class, F., et al.: Semi-dynamic and dynamic flip-flops with embedded logic. In: Proc. Symp. VLSI Circuits, Dig. Tech. Papers, June 1998, pp. 108\u2013109 (1998)","DOI":"10.1109\/VLSIC.1998.688018"},{"issue":"9","key":"47_CR9","doi-asserted-by":"publisher","first-page":"785","DOI":"10.1049\/el:20000491","volume":"36","author":"Y. Zhang","year":"2000","unstructured":"Zhang, Y., Yang, H.Z., Wang, H.: Low clock-swing conditional-percharge flip-flop for more than 30% power reduction. Electron Letter\u00a036(9), 785\u2013786 (2000)","journal-title":"Electron Letter"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:42:02Z","timestamp":1605624122000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11847083_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}